{"id":"https://openalex.org/W4378800920","doi":"https://doi.org/10.1145/3583781.3590309","title":"MCSim: A Multi-Core Cache Simulator Accelerated on a Resource-constrained FPGA","display_name":"MCSim: A Multi-Core Cache Simulator Accelerated on a Resource-constrained FPGA","publication_year":2023,"publication_date":"2023-05-31","ids":{"openalex":"https://openalex.org/W4378800920","doi":"https://doi.org/10.1145/3583781.3590309"},"language":"en","primary_location":{"id":"doi:10.1145/3583781.3590309","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3583781.3590309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103324749","display_name":"Shivani Shah","orcid":"https://orcid.org/0009-0000-4060-5328"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shivani Shah","raw_affiliation_strings":["International Institute of Information Technology Bangalore, Bangalore, India"],"raw_orcid":"https://orcid.org/0009-0000-4060-5328","affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101502774","display_name":"Nanditha Rao","orcid":"https://orcid.org/0000-0003-2369-0836"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nanditha P. Rao","raw_affiliation_strings":["International Institute of Information Technology Bangalore, Bangalore, India"],"raw_orcid":"https://orcid.org/0000-0003-2369-0836","affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.2846,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46755812,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"155","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8393692970275879},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7037034034729004},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6982036828994751},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6036571264266968},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5709440112113953},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5572131276130676},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5499205589294434},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5316406488418579},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.49019986391067505},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.4802132546901703},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4327143132686615},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.4151938259601593},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4138435423374176},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36745381355285645},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2903534173965454},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07125452160835266},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0646476149559021}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8393692970275879},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7037034034729004},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6982036828994751},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6036571264266968},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5709440112113953},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5572131276130676},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5499205589294434},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5316406488418579},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.49019986391067505},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.4802132546901703},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4327143132686615},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.4151938259601593},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4138435423374176},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36745381355285645},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2903534173965454},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07125452160835266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0646476149559021},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3583781.3590309","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3583781.3590309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2034062945","https://openalex.org/W2063884320","https://openalex.org/W2072955902","https://openalex.org/W2139640506","https://openalex.org/W2898072818"],"related_works":["https://openalex.org/W878150521","https://openalex.org/W2008941207","https://openalex.org/W2373662841","https://openalex.org/W1970478390","https://openalex.org/W2051058708","https://openalex.org/W1533638723","https://openalex.org/W294916044","https://openalex.org/W2014546971","https://openalex.org/W4248631090","https://openalex.org/W2131667412"],"abstract_inverted_index":{"Performance":[0],"evaluation":[1],"of":[2,8,82,139,147],"caches":[3],"is":[4],"an":[5,49,100,118],"important":[6],"component":[7],"the":[9,137],"design":[10],"process.":[11],"Software":[12],"or":[13],"analytical":[14],"model-based":[15],"simulation":[16],"approaches,":[17],"although":[18],"used":[19],"by":[20],"architects,":[21],"are":[22],"abstract":[23],"models":[24],"and":[25,39,70,88,96,106,112,114,124],"are,":[26],"therefore,":[27],"not":[28],"completely":[29],"accurate.":[30],"RTL-based":[31],"simulators":[32],"can":[33,40,63,71,92],"be":[34,42,64],"automatically":[35],"mapped":[36],"to":[37,67,104,122,130],"FPGAs":[38,143],"also":[41,135],"faster":[43,98,116],"than":[44],"software":[45],"simulators.":[46],"We":[47,78,134],"present":[48,136],"FPGA":[50],"accelerated":[51],"multi-core":[52],"cache":[53,60,74],"simulator":[54,141],"MCSim":[55,87],"supporting":[56],"a":[57,80,109,127],"parameterized":[58],"two-level":[59],"structure.":[61],"It":[62],"partially":[65],"reconfigured":[66],"include":[68],"prefetchers":[69],"simulate":[72],"several":[73],"configurations":[75],"in":[76,126],"parallel.":[77],"run":[79,93],"set":[81],"SPEC":[83],"2017":[84],"benchmarks":[85],"on":[86,142],"find":[89],"that":[90],"it":[91],"nearly":[94],"2.61x":[95],"5.33x":[97],"(on":[99,117],"average)":[101,119],"as":[102,120],"compared":[103,121],"ChampSim":[105,123],"Sniper":[107,125],"for":[108],"4-core":[110],"framework,":[111],"7x":[113],"11.5x":[115],"single-core":[128],"framework":[129],"generate":[131],"hit/miss":[132],"rates.":[133],"scalability":[138],"our":[140],"with":[144],"larger":[145],"number":[146],"resources.":[148]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}