{"id":"https://openalex.org/W4378800935","doi":"https://doi.org/10.1145/3583781.3590296","title":"EBASA: Error Balanced Approximate Systolic Array Architecture Design","display_name":"EBASA: Error Balanced Approximate Systolic Array Architecture Design","publication_year":2023,"publication_date":"2023-05-31","ids":{"openalex":"https://openalex.org/W4378800935","doi":"https://doi.org/10.1145/3583781.3590296"},"language":"en","primary_location":{"id":"doi:10.1145/3583781.3590296","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3583781.3590296","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3583781.3590296","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3583781.3590296","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055849445","display_name":"Sai Karthik Nandigama","orcid":"https://orcid.org/0009-0006-6647-1325"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sai Karthik Nandigama","raw_affiliation_strings":["IIIT-Bangalore, Bangalore, India"],"raw_orcid":"https://orcid.org/0009-0006-6647-1325","affiliations":[{"raw_affiliation_string":"IIIT-Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079758864","display_name":"Bindu G Gowda","orcid":"https://orcid.org/0000-0003-2797-2363"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bindu G. Gowda","raw_affiliation_strings":["IIIT-Bangalore, Bangalore, India"],"raw_orcid":"https://orcid.org/0000-0003-2797-2363","affiliations":[{"raw_affiliation_string":"IIIT-Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055771008","display_name":"H C Prashanth","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prashanth H C","raw_affiliation_strings":["IIIT-Bangalore, Bangalore, India"],"raw_orcid":"https://orcid.org/0000-0002-9650-3731","affiliations":[{"raw_affiliation_string":"IIIT-Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061397479","display_name":"Madhav Rao","orcid":"https://orcid.org/0000-0003-2278-9148"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhav Rao","raw_affiliation_strings":["IIIT-Bangalore, Bangalore, India"],"raw_orcid":"https://orcid.org/0000-0003-2278-9148","affiliations":[{"raw_affiliation_string":"IIIT-Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":4.3237,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.95480741,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"473","last_page":"476"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7731794118881226},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.6988428831100464},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6810489296913147},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6016799211502075},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5975379347801208},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5833549499511719},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5813244581222534},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5470510125160217},{"id":"https://openalex.org/keywords/smoothing","display_name":"Smoothing","score":0.4955195188522339},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4854746162891388},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.4799261689186096},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.426008403301239},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4050108790397644},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34320157766342163},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2324659824371338},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17480072379112244},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.1584596335887909},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08833196759223938}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7731794118881226},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.6988428831100464},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6810489296913147},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6016799211502075},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5975379347801208},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5833549499511719},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5813244581222534},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5470510125160217},{"id":"https://openalex.org/C3770464","wikidata":"https://www.wikidata.org/wiki/Q775963","display_name":"Smoothing","level":2,"score":0.4955195188522339},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4854746162891388},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.4799261689186096},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.426008403301239},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4050108790397644},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34320157766342163},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2324659824371338},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17480072379112244},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.1584596335887909},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08833196759223938},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3583781.3590296","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3583781.3590296","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3583781.3590296","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3583781.3590296","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3583781.3590296","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3583781.3590296","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4378800935.pdf","grobid_xml":"https://content.openalex.org/works/W4378800935.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1492513355","https://openalex.org/W2138404091","https://openalex.org/W2746410086","https://openalex.org/W2808327285","https://openalex.org/W2958306322","https://openalex.org/W2963649377","https://openalex.org/W2982284543","https://openalex.org/W3010817964","https://openalex.org/W3137340192","https://openalex.org/W3175556270","https://openalex.org/W3203829001","https://openalex.org/W4281910761"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W4315697128","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W4364860222"],"abstract_inverted_index":{"Systolic":[0],"array":[1],"(SA)":[2],"is":[3,7,15],"an":[4,11],"architecture":[5,55,68],"which":[6],"conceptually":[8],"similar":[9],"to":[10,41,108],"arithmetic":[12],"pipeline":[13],"and":[14,32,53,82,113,140],"created":[16],"by":[17,111,118],"uniformly":[18],"connecting":[19],"group":[20],"of":[21,45,72,94,103,128],"identical":[22],"data":[23],"processing":[24],"elements":[25],"(PE).":[26],"Approximate":[27],"computing":[28],"benefits":[29],"in":[30,60,100,133,149],"hardware":[31],"performance,":[33],"but":[34],"incurs":[35],"accuracy":[36],"loss,":[37],"thereby":[38],"limiting":[39],"it":[40],"error-resilient":[42],"applications.":[43,85],"Majority":[44],"inexact":[46],"multipliers":[47,58,74],"offer":[48],"one-sided":[49,147],"Error":[50],"Distribution":[51],"(ErD),":[52],"SA":[54,67,135],"with":[56,69,76,96,125,130,146],"such":[57],"results":[59],"large":[61],"accumulated":[62],"errors.":[63],"This":[64],"paper":[65],"investigates":[66],"various":[70],"arrangement":[71,92,124],"approximate":[73],"(AM)":[75],"dissimilar":[77],"ErD":[78,98,132],"for":[79],"image":[80,115],"smoothing":[81],"outline":[83],"extracting":[84],"Among":[86],"all":[87],"the":[88,90,104,134,150],"patterns,":[89],"Ring":[91],"comprising":[93],"AMs":[95,129,148],"opposite-sided":[97,131],"placed":[99],"nested":[101],"loops":[102],"SA,":[105],"was":[106],"found":[107],"accelerate":[109],"performance":[110],"22.31%,":[112],"enhance":[114],"quality":[116],"metrics":[117],"18.15%.":[119],"For":[120],"FPGA":[121],"implementation,":[122],"alternate":[123],"equal":[126],"number":[127],"offered":[136],"12.14%":[137],"LUT":[138],"savings":[139],"comparable":[141],"flip-flops":[142],"usage":[143],"when":[144],"compared":[145],"SA.":[151]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}