{"id":"https://openalex.org/W4378801064","doi":"https://doi.org/10.1145/3583781.3590257","title":"TPNoC: An Efficient Topology Reconfigurable NoC Generator","display_name":"TPNoC: An Efficient Topology Reconfigurable NoC Generator","publication_year":2023,"publication_date":"2023-05-31","ids":{"openalex":"https://openalex.org/W4378801064","doi":"https://doi.org/10.1145/3583781.3590257"},"language":"en","primary_location":{"id":"doi:10.1145/3583781.3590257","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3583781.3590257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100748918","display_name":"Jiangnan Yu","orcid":"https://orcid.org/0009-0004-4365-8221"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jiangnan Yu","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Fan","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061006105","display_name":"Xiaoling Yi","orcid":"https://orcid.org/0009-0000-9527-7595"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoling Yi","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051205321","display_name":"Chixiao Chen","orcid":"https://orcid.org/0000-0002-5980-4236"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chixiao Chen","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101588035","display_name":"Jun Tao","orcid":"https://orcid.org/0000-0003-3892-4199"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Tao","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092052220","display_name":"Done Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098582","display_name":"ZTE (China)","ror":"https://ror.org/00rjhhq63","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210098582"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Done Xu","raw_affiliation_strings":["ZTE Corporation, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ZTE Corporation, Shanghai, China","institution_ids":["https://openalex.org/I4210098582"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112620081","display_name":"Xiankui Xiong","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098582","display_name":"ZTE (China)","ror":"https://ror.org/00rjhhq63","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210098582"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiankui Xiong","raw_affiliation_strings":["ZTE Corporation, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"ZTE Corporation, Shanghai, China","institution_ids":["https://openalex.org/I4210098582"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101687522","display_name":"Yang Hai-tao","orcid":"https://orcid.org/0009-0007-8570-8874"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haitao Yang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5100748918"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.4024,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59195196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7134941816329956},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6869086623191833},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6751880645751953},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6534005999565125},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6166644096374512},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6067824363708496},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5661230087280273},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5281811952590942},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5066328644752502},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5046547651290894},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4609765112400055},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4609326720237732},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.45606788992881775},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.45314842462539673},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.4360232353210449},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4214099645614624},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3475920557975769},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2635927200317383},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16679704189300537},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.12645769119262695},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08076810836791992},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07886475324630737},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06413546204566956}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7134941816329956},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6869086623191833},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6751880645751953},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6534005999565125},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6166644096374512},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6067824363708496},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5661230087280273},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5281811952590942},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5066328644752502},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5046547651290894},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4609765112400055},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4609326720237732},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.45606788992881775},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.45314842462539673},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.4360232353210449},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4214099645614624},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3475920557975769},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2635927200317383},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16679704189300537},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.12645769119262695},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08076810836791992},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07886475324630737},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06413546204566956},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3583781.3590257","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3583781.3590257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W2413263386","https://openalex.org/W2442974303","https://openalex.org/W2734326062","https://openalex.org/W2928196355","https://openalex.org/W2959432189","https://openalex.org/W3004070104","https://openalex.org/W3048705738","https://openalex.org/W3095618279","https://openalex.org/W3105062207","https://openalex.org/W4235845219","https://openalex.org/W4253012315","https://openalex.org/W4312968147"],"related_works":["https://openalex.org/W4386869637","https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2169880332","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2022199660","https://openalex.org/W4387251174","https://openalex.org/W2547794540","https://openalex.org/W2161995522"],"abstract_inverted_index":{"With":[0],"the":[1,16,39,50,62,66,77,116],"core":[2],"count":[3],"increasing":[4],"in":[5,65],"Chip":[6],"to":[7,60,94,108],"support":[8],"various":[9,111],"data-intensive":[10,24],"workloads,":[11],"Network-on-chip":[12],"(NoC)":[13],"has":[14,45],"become":[15],"better":[17],"solution":[18],"for":[19,110],"addressing":[20],"on-chip":[21],"interconnection.":[22],"Various":[23],"workloads":[25],"have":[26,82],"different":[27,34],"traffic":[28],"patterns":[29],"that":[30],"require":[31,89],"NoC":[32,68,80],"with":[33],"topologies":[35],"and":[36,54,99,102],"microarchitectures.":[37],"On":[38,76],"one":[40],"hand,":[41,79],"topology":[42,63],"type":[43,64],"selection":[44],"a":[46],"great":[47],"influence":[48],"on":[49],"final":[51],"performance,":[52],"area,":[53],"energy.":[55],"However,":[56],"it":[57,73],"is":[58,74],"difficult":[59],"change":[61],"traditional":[67],"RTL":[69],"design":[70,86,91,117],"process":[71],"once":[72],"determined.":[75],"other":[78],"platforms":[81],"many":[83],"tunable":[84],"micro-architecture":[85],"parameters,":[87],"which":[88],"careful":[90],"space":[92],"exploration":[93],"trade":[95],"off":[96],"performance":[97],"advantages":[98],"overhead.":[100],"Designing":[101],"validating":[103],"each":[104],"microarchitecture":[105],"of":[106],"NoCs":[107],"account":[109],"trade-offs":[112],"will":[113],"greatly":[114],"exacerbate":[115],"cost":[118],"issue.":[119]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}