{"id":"https://openalex.org/W4378800940","doi":"https://doi.org/10.1145/3583781.3590222","title":"CoOAx: Correlation-aware Synthesis of FPGA-based Approximate Operators","display_name":"CoOAx: Correlation-aware Synthesis of FPGA-based Approximate Operators","publication_year":2023,"publication_date":"2023-05-31","ids":{"openalex":"https://openalex.org/W4378800940","doi":"https://doi.org/10.1145/3583781.3590222"},"language":"en","primary_location":{"id":"doi:10.1145/3583781.3590222","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3583781.3590222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028792027","display_name":"Salim Ullah","orcid":"https://orcid.org/0000-0002-9774-9522"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Salim Ullah","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051064456","display_name":"Siva Satyendra Sahoo","orcid":"https://orcid.org/0000-0002-2243-5350"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Siva Satyendra Sahoo","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028792027"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":1.3245,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80083766,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"671","last_page":"677"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7351288795471191},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7231011986732483},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7180793881416321},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6610710620880127},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5207940936088562},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4281080365180969},{"id":"https://openalex.org/keywords/operator","display_name":"Operator (biology)","score":0.4250371754169464},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.41831907629966736},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4105582535266876},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3349902331829071},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19144797325134277},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1696060597896576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16699716448783875},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.07774007320404053}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7351288795471191},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7231011986732483},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7180793881416321},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6610710620880127},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5207940936088562},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4281080365180969},{"id":"https://openalex.org/C17020691","wikidata":"https://www.wikidata.org/wiki/Q139677","display_name":"Operator (biology)","level":5,"score":0.4250371754169464},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.41831907629966736},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4105582535266876},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3349902331829071},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19144797325134277},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1696060597896576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16699716448783875},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.07774007320404053},{"id":"https://openalex.org/C86339819","wikidata":"https://www.wikidata.org/wiki/Q407384","display_name":"Transcription factor","level":3,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C158448853","wikidata":"https://www.wikidata.org/wiki/Q425218","display_name":"Repressor","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3583781.3590222","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3583781.3590222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1564638059","https://openalex.org/W2005865544","https://openalex.org/W2026445983","https://openalex.org/W2035378788","https://openalex.org/W2048773562","https://openalex.org/W2106484393","https://openalex.org/W2117539524","https://openalex.org/W2533121491","https://openalex.org/W2535375934","https://openalex.org/W2612139336","https://openalex.org/W2799036754","https://openalex.org/W2808908725","https://openalex.org/W2916991310","https://openalex.org/W2952971376","https://openalex.org/W3018565930","https://openalex.org/W3024342822","https://openalex.org/W3093826489","https://openalex.org/W3126267573","https://openalex.org/W6863951927"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2092579166","https://openalex.org/W2969723039","https://openalex.org/W1977947048","https://openalex.org/W2914540329","https://openalex.org/W2171373222"],"abstract_inverted_index":{"The":[0],"run-time":[1],"reconfigurability":[2],"and":[3,64,94,115,138,150,166],"high":[4],"parallelism":[5],"offered":[6],"by":[7],"Field":[8],"Programmable":[9],"Gate":[10],"Arrays":[11],"(FPGAs)":[12],"make":[13],"them":[14],"an":[15,100,110],"attractive":[16],"choice":[17],"for":[18,22,30,36,83,113,141,162],"implementing":[19,116],"hardware":[20],"accelerators":[21,35,52,78],"Machine":[23],"Learning":[24],"(ML)":[25],"algorithms.":[26],"In":[27],"the":[28,39,55,67,92,184],"quest":[29],"designing":[31],"efficient":[32,111],"FPGA-based":[33],"hard-ware":[34,51],"ML":[37,43,73],"algorithms,":[38,74],"inherent":[40],"error-resilience":[41],"of":[42,96,103,186],"algorithms":[44,132,189],"can":[45,182],"be":[46],"exploited":[47],"to":[48,53,133,148],"implement":[49],"approximate":[50,77,81,97,118,136,156,193],"trade":[54],"output":[56],"accuracy":[57],"with":[58,158],"better":[59],"over-all":[60],"performance.":[61],"As":[62],"multiplication":[63],"addition":[65],"are":[66],"two":[68],"main":[69],"arithmetic":[70],"operations":[71],"in":[72,190],"most":[75],"state-of-the-art":[76,155],"have":[79,89],"considered":[80,91],"architectures":[82],"these":[84,87],"operations.":[85],"However,":[86],"works":[88],"mainly":[90],"exploration":[93],"selection":[95],"operators":[98],"from":[99],"existing":[101],"set":[102],"operators.":[104,119,194],"To":[105],"this":[106],"end,":[107],"we":[108,121,172],"provide":[109,134],"methodology":[112],"synthesizing":[114,191],"novel":[117,124,192],"Specifically,":[120],"propose":[122,173],"a":[123,174],"operator":[125,131],"synthesis":[126],"approach":[127],"that":[128,181],"supports":[129],"multiple":[130],"new":[135],"multiplier":[137],"adder":[139],"designs":[140],"AI":[142],"inference":[143],"applications.":[144],"We":[145],"report":[146],"up":[147],"27%":[149],"25%":[151],"lower":[152],"power":[153],"than":[154],"designs,":[157],"equivalent":[159],"error":[160],"behavior,":[161],"8-bit":[163],"unsigned":[164],"adders":[165],"4-bit":[167],"signed":[168],"multipliers":[169],"respectively.":[170],"Further,":[171],"correlation-aware":[175],"Design":[176],"Space":[177],"Exploration":[178],"(DSE)":[179],"method":[180],"improve":[183],"efficacy":[185],"randomized":[187],"search":[188]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2}],"updated_date":"2026-03-14T08:43:22.919905","created_date":"2025-10-10T00:00:00"}