{"id":"https://openalex.org/W4327930438","doi":"https://doi.org/10.1145/3582016.3582020","title":"Beyond Static Parallel Loops: Supporting Dynamic Task Parallelism on Manycore Architectures with Software-Managed Scratchpad Memories","display_name":"Beyond Static Parallel Loops: Supporting Dynamic Task Parallelism on Manycore Architectures with Software-Managed Scratchpad Memories","publication_year":2023,"publication_date":"2023-03-20","ids":{"openalex":"https://openalex.org/W4327930438","doi":"https://doi.org/10.1145/3582016.3582020"},"language":"en","primary_location":{"id":"doi:10.1145/3582016.3582020","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3582016.3582020","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3582016.3582020","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3582016.3582020","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101558751","display_name":"Lin Cheng","orcid":"https://orcid.org/0000-0003-4551-2002"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lin Cheng","raw_affiliation_strings":["Cornell University, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088602116","display_name":"Max Ruttenberg","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Max Ruttenberg","raw_affiliation_strings":["University of Washington, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075265279","display_name":"Dai Cheol Jung","orcid":"https://orcid.org/0000-0002-3165-4213"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dai Cheol Jung","raw_affiliation_strings":["University of Washington, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021087747","display_name":"Dustin Richmond","orcid":"https://orcid.org/0000-0002-4587-8947"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dustin Richmond","raw_affiliation_strings":["University of California at Santa Cruz, Santa Cruz, USA"],"affiliations":[{"raw_affiliation_string":"University of California at Santa Cruz, Santa Cruz, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036770962","display_name":"Michael Taylor","orcid":"https://orcid.org/0000-0002-4074-6347"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Taylor","raw_affiliation_strings":["University of Washington, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063231555","display_name":"Mark Oskin","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Oskin","raw_affiliation_strings":["University of Washington, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091660287","display_name":"Christopher Batten","orcid":"https://orcid.org/0000-0002-2835-667X"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Batten","raw_affiliation_strings":["Cornell University, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5101558751"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":1.2302,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75612437,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"46","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8883464336395264},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6305489540100098},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6226020455360413},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.585938036441803},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5381572842597961},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5208030939102173},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.519696056842804},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5050013661384583},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4958241879940033},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48283323645591736},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.4695017337799072},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4598866403102875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4244537055492401},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4098549783229828},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3027193248271942},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20593035221099854},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.18846261501312256},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11997297406196594}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8883464336395264},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6305489540100098},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6226020455360413},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.585938036441803},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5381572842597961},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5208030939102173},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.519696056842804},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5050013661384583},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4958241879940033},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48283323645591736},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.4695017337799072},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4598866403102875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4244537055492401},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4098549783229828},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3027193248271942},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20593035221099854},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.18846261501312256},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11997297406196594},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3582016.3582020","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3582016.3582020","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3582016.3582020","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3582016.3582020","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3582016.3582020","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3582016.3582020","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6278503199","display_name":null,"funder_award_id":"FA8650-18-2-7856","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G7810030480","display_name":null,"funder_award_id":"FA8650-18-2-7856","funder_id":"https://openalex.org/F4320338294","funder_display_name":"Air Force Research Laboratory"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320338294","display_name":"Air Force Research Laboratory","ror":"https://ror.org/02e2egq70"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4327930438.pdf","grobid_xml":"https://content.openalex.org/works/W4327930438.grobid-xml"},"referenced_works_count":48,"referenced_works":["https://openalex.org/W189545204","https://openalex.org/W1541688521","https://openalex.org/W1807294333","https://openalex.org/W1974420955","https://openalex.org/W1984097780","https://openalex.org/W1999217875","https://openalex.org/W2010802738","https://openalex.org/W2016559894","https://openalex.org/W2017503457","https://openalex.org/W2032401773","https://openalex.org/W2067126625","https://openalex.org/W2084423328","https://openalex.org/W2091782827","https://openalex.org/W2106500842","https://openalex.org/W2108801243","https://openalex.org/W2143354299","https://openalex.org/W2146381930","https://openalex.org/W2296632105","https://openalex.org/W2474840560","https://openalex.org/W2528553838","https://openalex.org/W2575518929","https://openalex.org/W2588467645","https://openalex.org/W2614094030","https://openalex.org/W2792068364","https://openalex.org/W2798598799","https://openalex.org/W2904091524","https://openalex.org/W2905372857","https://openalex.org/W2951273644","https://openalex.org/W2965444073","https://openalex.org/W2990013837","https://openalex.org/W3006586535","https://openalex.org/W3015690986","https://openalex.org/W3043204054","https://openalex.org/W3095275428","https://openalex.org/W3096452867","https://openalex.org/W3140062895","https://openalex.org/W3140261852","https://openalex.org/W3189151771","https://openalex.org/W3189388815","https://openalex.org/W4205190765","https://openalex.org/W4233930397","https://openalex.org/W4234858060","https://openalex.org/W4234988573","https://openalex.org/W4237194902","https://openalex.org/W4242946001","https://openalex.org/W4252120627","https://openalex.org/W4254103404","https://openalex.org/W4287689104"],"related_works":["https://openalex.org/W2950520577","https://openalex.org/W74409296","https://openalex.org/W2003935582","https://openalex.org/W1554644772","https://openalex.org/W305742777","https://openalex.org/W2567390125","https://openalex.org/W1638215063","https://openalex.org/W2468095077","https://openalex.org/W2940653809","https://openalex.org/W2124295435"],"abstract_inverted_index":{"Manycore":[0],"architectures":[1,27],"integrate":[2],"hundreds":[3],"of":[4,42,61,69,91,96],"cores":[5,13,98],"on":[6,20],"a":[7],"single":[8],"chip":[9],"by":[10],"using":[11],"simple":[12,15],"and":[14,45,50,99],"memory":[16],"systems":[17],"usually":[18],"based":[19],"software-managed":[21],"scratchpad":[22],"memories":[23],"(SPMs).":[24],"However,":[25],"such":[26],"are":[28],"notoriously":[29],"challenging":[30],"to":[31,37,65],"program,":[32],"since":[33],"the":[34,62,67,73,76,88],"programmers":[35],"need":[36],"manually":[38],"manage":[39],"all":[40],"aspects":[41],"data":[43],"movement":[44],"synchronization":[46],"for":[47],"both":[48],"correctness":[49],"performance.":[51],"We":[52],"argue":[53],"that":[54],"this":[55],"manycore":[56,70],"programmability":[57,89],"challenge":[58,90],"is":[59,82],"one":[60],"key":[63],"barriers":[64],"achieving":[66],"promise":[68],"architectures.":[71],"At":[72],"same":[74],"time,":[75],"dynamic":[77],"task":[78],"parallel":[79],"programming":[80],"model":[81],"enjoying":[83],"considerable":[84],"success":[85],"in":[86],"addressing":[87],"multi-core":[92],"processors":[93],"with":[94],"tens":[95],"complex":[97],"hardware":[100],"cache":[101],"coherence.":[102]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}