{"id":"https://openalex.org/W4318826892","doi":"https://doi.org/10.1145/3581757","title":"HDLRuby: A Ruby Extension for Hardware Description and Its Translation to Synthesizable Verilog HDL","display_name":"HDLRuby: A Ruby Extension for Hardware Description and Its Translation to Synthesizable Verilog HDL","publication_year":2023,"publication_date":"2023-02-01","ids":{"openalex":"https://openalex.org/W4318826892","doi":"https://doi.org/10.1145/3581757"},"language":"en","primary_location":{"id":"doi:10.1145/3581757","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3581757","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3581757","source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3581757","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110958290","display_name":"Lovic Gauthier","orcid":"https://orcid.org/0000-0001-6914-115X"},"institutions":[{"id":"https://openalex.org/I3017972175","display_name":"National Institute of Technology, Ariake College","ror":"https://ror.org/004np3m61","country_code":"JP","type":"education","lineage":["https://openalex.org/I3017972175","https://openalex.org/I4210120810"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Lovic Gauthier","raw_affiliation_strings":["Information System Course, National Institute of Technology, Ariake College, Omuta, Japan"],"raw_orcid":"https://orcid.org/0000-0001-6914-115X","affiliations":[{"raw_affiliation_string":"Information System Course, National Institute of Technology, Ariake College, Omuta, Japan","institution_ids":["https://openalex.org/I3017972175"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101042168","display_name":"Yohei Ishikawa","orcid":"https://orcid.org/0000-0003-3888-035X"},"institutions":[{"id":"https://openalex.org/I3017972175","display_name":"National Institute of Technology, Ariake College","ror":"https://ror.org/004np3m61","country_code":"JP","type":"education","lineage":["https://openalex.org/I3017972175","https://openalex.org/I4210120810"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yohei Ishikawa","raw_affiliation_strings":["Information System Course, National Institute of Technology, Ariake College, Omuta, Japan"],"raw_orcid":"https://orcid.org/0000-0003-3888-035X","affiliations":[{"raw_affiliation_string":"Information System Course, National Institute of Technology, Ariake College, Omuta, Japan","institution_ids":["https://openalex.org/I3017972175"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I3017972175"],"apc_list":null,"apc_paid":null,"fwci":0.5691,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57985109,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"23","issue":"5","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9161167144775391},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7945725917816162},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6350465416908264},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5910477638244629},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5885658264160156},{"id":"https://openalex.org/keywords/metaprogramming","display_name":"Metaprogramming","score":0.5882092714309692},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5444775819778442},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5055868625640869},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4519325792789459},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4251488149166107},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.4133821129798889},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.40632033348083496},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36203235387802124},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35307174921035767},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.1860300600528717},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13953804969787598},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1133357584476471}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9161167144775391},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7945725917816162},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6350465416908264},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5910477638244629},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5885658264160156},{"id":"https://openalex.org/C35390924","wikidata":"https://www.wikidata.org/wiki/Q661075","display_name":"Metaprogramming","level":2,"score":0.5882092714309692},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5444775819778442},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5055868625640869},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4519325792789459},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4251488149166107},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.4133821129798889},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.40632033348083496},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36203235387802124},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35307174921035767},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.1860300600528717},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13953804969787598},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1133357584476471}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3581757","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3581757","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3581757","source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3581757","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3581757","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3581757","source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.4300000071525574,"display_name":"Decent work and economic growth"}],"awards":[{"id":"https://openalex.org/G2795245038","display_name":"HDLRuby: a new high productivity hardware description language targeting next generation edge computing architectures for IoT","funder_award_id":"18K11284","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G3250411359","display_name":"A HW-SW design and execution platform for sustainable edge-computing devices based on HDLRuby","funder_award_id":"22K11965","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4318826892.pdf","grobid_xml":"https://content.openalex.org/works/W4318826892.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W616429135","https://openalex.org/W1498455513","https://openalex.org/W1578785003","https://openalex.org/W2093842169","https://openalex.org/W2094998159","https://openalex.org/W2097331811","https://openalex.org/W2111413831","https://openalex.org/W2160323811","https://openalex.org/W2167163830","https://openalex.org/W2343695530","https://openalex.org/W2481351383","https://openalex.org/W2482246557","https://openalex.org/W2589329959","https://openalex.org/W2788102204","https://openalex.org/W2790678706","https://openalex.org/W2809463553","https://openalex.org/W2905615324","https://openalex.org/W2920260473","https://openalex.org/W3008515144","https://openalex.org/W3085407124","https://openalex.org/W3108085245","https://openalex.org/W3130920634","https://openalex.org/W3132871189","https://openalex.org/W4224265992","https://openalex.org/W4225997959","https://openalex.org/W4234121747","https://openalex.org/W4241365061"],"related_works":["https://openalex.org/W2366672283","https://openalex.org/W2168113051","https://openalex.org/W4233828762","https://openalex.org/W2389932690","https://openalex.org/W2916312349","https://openalex.org/W2097236935","https://openalex.org/W2153401337","https://openalex.org/W4214657400","https://openalex.org/W2386257256","https://openalex.org/W1843355381"],"abstract_inverted_index":{"HDLRuby":[0,22,46,102,139,172],"is":[1,122],"a":[2,159,179],"new":[3],"hardware":[4],"description":[5],"language":[6,15,115],"defined":[7],"as":[8],"an":[9,166],"extension":[10],"of":[11,57,137,145,150,181,191],"the":[12,29,76,97,114,134,143,146,148,151,155,176,189,202,214],"Ruby":[13,53],"programming":[14],"aiming":[16],"to":[17,24,124,164,206],"improve":[18],"circuit":[19],"design":[20,68,77],"productivity.":[21],"allows":[23],"model":[25],"digital":[26],"circuits":[27],"at":[28],"register":[30],"transfer":[31],"level":[32],"while":[33],"supporting":[34],"high-level":[35,63],"paradigms":[36],"comprising":[37],"object-oriented":[38],"programming,":[39],"genericity,":[40],"metaprogramming,":[41],"and":[42,54,104,119,140,154,188],"reflection.":[43],"By":[44],"construction,":[45],"can":[47,72],"also":[48],"execute":[49],"any":[50],"code":[51],"in":[52,85],"supports":[55],"all":[56],"its":[58],"libraries.":[59],"Yet,":[60],"even":[61],"if":[62,75],"features":[64],"are":[65,79,129],"beneficial":[66],"for":[67,83,100,132,141,175,184,196],"productivity,":[69],"such":[70],"advantages":[71],"be":[73,207],"negated":[74],"tools":[78],"not":[80],"efficient":[81],"enough":[82],"producing":[84],"reasonable":[86],"time":[87,156,204],"quality":[88],"hardware.":[89],"This":[90],"article":[91],"investigates":[92],"this":[93],"issue":[94],"by":[95,105,158],"presenting":[96],"techniques":[98],"used":[99,174],"compiling":[101],"descriptions":[103,173],"evaluating":[106,142],"their":[107],"performance.":[108],"In":[109],"detail,":[110],"it":[111,121],"explains":[112],"how":[113,120],"has":[116],"been":[117],"implemented":[118],"translated":[123],"synthesizable":[125],"Verilog":[126],"HDL.":[127],"Experiments":[128],"then":[130],"presented":[131],"confirming":[133],"productivity":[135],"gain":[136],"using":[138],"performance":[144],"translation,":[147],"size":[149],"resulting":[152],"code,":[153],"required":[157],"commercially":[160],"available":[161],"synthesis":[162,215],"tool":[163],"produce":[165],"FPGA":[167],"configuration":[168],"from":[169],"it.":[170],"The":[171],"experiments":[177],"include":[178],"set":[180],"repetitive":[182],"designs":[183],"single":[185],"construct":[186],"evaluations":[187],"implementation":[190],"generic":[192],"convolution":[193],"neural":[194],"networks":[195],"real-life":[197],"applications.":[198],"For":[199],"these":[200],"evaluations,":[201],"translation":[203],"proves":[205],"more":[208],"than":[209,213],"10":[210],"times":[211],"shorter":[212],"time.":[216]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}