{"id":"https://openalex.org/W4324266631","doi":"https://doi.org/10.1145/3579654.3579751","title":"Design of High-performance SoC Simulation Model Based on Verilator","display_name":"Design of High-performance SoC Simulation Model Based on Verilator","publication_year":2022,"publication_date":"2022-12-23","ids":{"openalex":"https://openalex.org/W4324266631","doi":"https://doi.org/10.1145/3579654.3579751"},"language":"en","primary_location":{"id":"doi:10.1145/3579654.3579751","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3579654.3579751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 5th International Conference on Algorithms, Computing and Artificial Intelligence","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006488089","display_name":"Yuan Chi","orcid":"https://orcid.org/0000-0003-1910-3811"},"institutions":[{"id":"https://openalex.org/I890469752","display_name":"Ministry of Industry and Information Technology","ror":"https://ror.org/0385nmy68","country_code":"CN","type":"government","lineage":["https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuan Chi","raw_affiliation_strings":["The Fifth Electronics Research Institute of The Ministry of Industry and Information Technology of P.R.China, China"],"raw_orcid":"https://orcid.org/0000-0003-1910-3811","affiliations":[{"raw_affiliation_string":"The Fifth Electronics Research Institute of The Ministry of Industry and Information Technology of P.R.China, China","institution_ids":["https://openalex.org/I890469752"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022175129","display_name":"Xian Lin","orcid":"https://orcid.org/0000-0002-5780-5948"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xian Lin","raw_affiliation_strings":["Guangdong University of Technology, China"],"raw_orcid":"https://orcid.org/0000-0002-5780-5948","affiliations":[{"raw_affiliation_string":"Guangdong University of Technology, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090873606","display_name":"Xin Zheng","orcid":"https://orcid.org/0000-0003-4931-9664"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Zheng","raw_affiliation_strings":["Guangdong University of Technology, China"],"raw_orcid":"https://orcid.org/0000-0003-4931-9664","affiliations":[{"raw_affiliation_string":"Guangdong University of Technology, China","institution_ids":["https://openalex.org/I139024713"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006488089"],"corresponding_institution_ids":["https://openalex.org/I890469752"],"apc_list":null,"apc_paid":null,"fwci":0.9338,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.74753275,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9700000286102295,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9700000286102295,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9424999952316284,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7246590852737427},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6017827987670898},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5054545402526855},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.43496912717819214},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40382811427116394},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14494270086288452},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.09037056565284729}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7246590852737427},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6017827987670898},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5054545402526855},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.43496912717819214},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40382811427116394},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14494270086288452},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.09037056565284729}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3579654.3579751","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3579654.3579751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 5th International Conference on Algorithms, Computing and Artificial Intelligence","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W13556768","https://openalex.org/W2100663632","https://openalex.org/W2154106283","https://openalex.org/W2912613323","https://openalex.org/W2031621863","https://openalex.org/W2353292666"],"abstract_inverted_index":{"With":[0],"the":[1,6,14,24,43,51,59,67,89,102,106,112,115],"development":[2,53],"of":[3,9,27,45,114],"Moore's":[4],"Law,":[5],"design":[7,34,55,61,71],"complexity":[8],"SoC":[10,31,46,74],"is":[11,39,64,95],"increasing,":[12],"and":[13,49,54,82,91],"traditional":[15,103],"simulation":[16,32,47,75,93],"verification":[17,48],"method":[18],"has":[19],"been":[20],"unable":[21],"to":[22,41,70],"meet":[23],"rapid":[25],"iteration":[26],"products.":[28],"A":[29],"high-performance":[30,73],"model":[33,76],"scheme":[35],"based":[36,77],"on":[37,58,78],"Verilator":[38,110],"proposed":[40],"improve":[42],"speed":[44],"shorten":[50],"chip":[52],"cycle.":[56],"Based":[57],"ESL":[60],"method,":[62],"Openc910":[63],"selected":[65],"as":[66],"starting":[68],"point":[69],"a":[72],"Verilator.":[79],"The":[80],"SM3":[81],"SM4":[83],"crypto":[84],"modules":[85],"are":[86],"designed":[87],"in":[88],"SoC,":[90],"Iverilog":[92,104],"tool":[94],"used":[96],"for":[97],"comparison.":[98],"Compared":[99],"with":[100],"using":[101,109],"simulation,":[105],"experimental":[107],"results":[108],"show":[111],"effectiveness":[113],"design.":[116]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}