{"id":"https://openalex.org/W4365793791","doi":"https://doi.org/10.1145/3579170.3579257","title":"Datapath Optimization for Embedded Signal Processing Architectures utilizing Design Space Exploration","display_name":"Datapath Optimization for Embedded Signal Processing Architectures utilizing Design Space Exploration","publication_year":2023,"publication_date":"2023-01-17","ids":{"openalex":"https://openalex.org/W4365793791","doi":"https://doi.org/10.1145/3579170.3579257"},"language":"en","primary_location":{"id":"doi:10.1145/3579170.3579257","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3579170.3579257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"DroneSE and RAPIDO: System Engineering for constrained embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021970080","display_name":"Johannes Kn\u00f6dtel","orcid":"https://orcid.org/0000-0002-7298-8252"},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Johannes Kn\u00f6dtel","raw_affiliation_strings":["Chair of Computer Engineering, Brandenburg University of Technology Cottbus-Senftenberg, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Computer Engineering, Brandenburg University of Technology Cottbus-Senftenberg, Germany","institution_ids":["https://openalex.org/I51783024"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014794132","display_name":"Marc Reichenbach","orcid":"https://orcid.org/0000-0002-9687-6247"},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marc Reichenbach","raw_affiliation_strings":["Chair of Computer Engineering, Brandenburg University of Technology Cottbus-Senftenberg, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Computer Engineering, Brandenburg University of Technology Cottbus-Senftenberg, Germany","institution_ids":["https://openalex.org/I51783024"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5021970080"],"corresponding_institution_ids":["https://openalex.org/I51783024"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02724036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"60","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8047105073928833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7879799604415894},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7625316381454468},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7030535340309143},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6791520714759827},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5470352172851562},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.46630823612213135},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.45909127593040466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4588170647621155},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4400455355644226},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42630714178085327},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.42082899808883667},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3654978275299072},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09683936834335327}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8047105073928833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7879799604415894},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7625316381454468},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7030535340309143},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6791520714759827},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5470352172851562},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.46630823612213135},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.45909127593040466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4588170647621155},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4400455355644226},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42630714178085327},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.42082899808883667},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3654978275299072},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09683936834335327},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3579170.3579257","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3579170.3579257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"DroneSE and RAPIDO: System Engineering for constrained embedded systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.4099999964237213,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1585906799","https://openalex.org/W1983841212","https://openalex.org/W2104121286","https://openalex.org/W2110859304","https://openalex.org/W2133402735","https://openalex.org/W2140669431","https://openalex.org/W2152378919","https://openalex.org/W2171319130","https://openalex.org/W2913727974","https://openalex.org/W3021613070","https://openalex.org/W3182316278","https://openalex.org/W4245022787","https://openalex.org/W4245049776","https://openalex.org/W4251808629"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2119527718","https://openalex.org/W2128469014","https://openalex.org/W2224753180","https://openalex.org/W2037960874","https://openalex.org/W2171515050","https://openalex.org/W3042858012","https://openalex.org/W2996372837","https://openalex.org/W1975701649","https://openalex.org/W4365793791"],"abstract_inverted_index":{"According":[0],"to":[1,6,49,109,137,151],"literature,":[2],"designers":[3],"spend":[4],"up":[5],"30%":[7],"of":[8,47,77],"the":[9,144,152,161,165],"design":[10,115,120],"time":[11],"on":[12],"optimizing":[13],"data":[14],"representations":[15,53],"in":[16,24,42,84],"signal":[17],"processing":[18],"architectures":[19],"[13].":[20],"Reference":[21],"implementations,":[22],"mostly":[23],"high-level":[25],"software":[26],"languages,":[27],"choose":[28],"floating":[29],"point":[30,52],"representation":[31],"for":[32,39,68,164],"mathematical":[33],"calculations,":[34],"which":[35],"are":[36,80],"too":[37],"resource-intensive":[38],"FPGA":[40,85],"implementations":[41],"many":[43],"cases.":[44],"The":[45],"task":[46],"conversion":[48],"bit-width-optimized":[50],"fixed":[51],"is":[54,66,91,129],"tedious":[55],"and":[56,79,131],"therefore":[57,81],"warrants":[58],"automation.":[59],"Usually":[60],"some":[61],"analytical":[62],"or":[63],"simulation-based":[64,95],"approach":[65,96],"used":[67],"this,":[69],"but":[70],"past":[71],"works":[72],"usually":[73],"overcomplicate":[74],"their":[75],"mode":[76],"operation":[78],"not":[82],"commonplace":[83],"design.":[86],"In":[87],"this":[88,128],"work,":[89],"it":[90],"shown":[92],"that":[93],"a":[94,113,118,122,156],"can":[97],"be":[98,110],"both":[99],"fast,":[100],"given":[101],"modern":[102,114],"hardware,":[103],"as":[104,106],"well":[105],"simple":[107],"enough":[108],"integrated":[111],"into":[112],"flow.":[116],"Using":[117],"real-world":[119],"from":[121],"complex":[123],"power":[124],"quality":[125],"measurement":[126],"algorithm,":[127],"demonstrated":[130],"evaluated.":[132],"Our":[133],"implementation":[134],"was":[135],"able":[136],"reach":[138],"much":[139],"better":[140],"results":[141],"by":[142,147,155],"reducing":[143],"resource":[145],"utilization":[146],"approximately":[148],"80%,":[149],"compared":[150],"bit-widths":[153],"proposed":[154],"field":[157],"expert":[158],"while":[159],"retaining":[160],"accuracy":[162],"needed":[163],"target":[166],"application.":[167]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}