{"id":"https://openalex.org/W4377838204","doi":"https://doi.org/10.1145/3575757.3593650","title":"Task and Memory Mapping of Large Size Embedded Applications over NUMA architecture\u2731","display_name":"Task and Memory Mapping of Large Size Embedded Applications over NUMA architecture\u2731","publication_year":2023,"publication_date":"2023-05-23","ids":{"openalex":"https://openalex.org/W4377838204","doi":"https://doi.org/10.1145/3575757.3593650"},"language":"en","primary_location":{"id":"doi:10.1145/3575757.3593650","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1145/3575757.3593650","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3575757.3593650","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 31st International Conference on Real-Time Networks and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3575757.3593650","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019485977","display_name":"Alessandro Druetto","orcid":"https://orcid.org/0000-0002-8605-0193"},"institutions":[{"id":"https://openalex.org/I55143463","display_name":"University of Turin","ror":"https://ror.org/048tbm396","country_code":"IT","type":"education","lineage":["https://openalex.org/I55143463"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alessandro Druetto","raw_affiliation_strings":["Department of Computer Science, University of Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8605-0193","affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Turin, Italy","institution_ids":["https://openalex.org/I55143463"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067618738","display_name":"Enrico Bini","orcid":"https://orcid.org/0000-0001-9205-584X"},"institutions":[{"id":"https://openalex.org/I55143463","display_name":"University of Turin","ror":"https://ror.org/048tbm396","country_code":"IT","type":"education","lineage":["https://openalex.org/I55143463"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Bini","raw_affiliation_strings":["Department of Computer Science, University of Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0001-9205-584X","affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Turin, Italy","institution_ids":["https://openalex.org/I55143463"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038879415","display_name":"Andrea Grosso","orcid":null},"institutions":[{"id":"https://openalex.org/I55143463","display_name":"University of Turin","ror":"https://ror.org/048tbm396","country_code":"IT","type":"education","lineage":["https://openalex.org/I55143463"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Grosso","raw_affiliation_strings":["Department of Computer Science, University of Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0002-9926-2443","affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Turin, Italy","institution_ids":["https://openalex.org/I55143463"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040715391","display_name":"Stefano Puri","orcid":"https://orcid.org/0009-0001-2659-1617"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stefano Puri","raw_affiliation_strings":["Huawei Pisa Research Center, Italy"],"raw_orcid":"https://orcid.org/0009-0001-2659-1617","affiliations":[{"raw_affiliation_string":"Huawei Pisa Research Center, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092004564","display_name":"Silvio Bacci","orcid":"https://orcid.org/0009-0003-2971-4832"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Silvio Bacci","raw_affiliation_strings":["Huawei Pisa Research Center, Italy"],"raw_orcid":"https://orcid.org/0009-0003-2971-4832","affiliations":[{"raw_affiliation_string":"Huawei Pisa Research Center, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038878233","display_name":"Marco Di Natale","orcid":"https://orcid.org/0000-0002-4480-8808"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Di Natale","raw_affiliation_strings":["Scuola Superiore Sant'Anna, Italy and Huawei Pisa Research Center, Italy"],"raw_orcid":"https://orcid.org/0000-0002-4480-8808","affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant'Anna, Italy and Huawei Pisa Research Center, Italy","institution_ids":["https://openalex.org/I162290304"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017440029","display_name":"Francesco Paladino","orcid":"https://orcid.org/0009-0009-0903-1149"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Paladino","raw_affiliation_strings":["Scuola Superiore Sant'Anna, Italy"],"raw_orcid":"https://orcid.org/0009-0009-0903-1149","affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant'Anna, Italy","institution_ids":["https://openalex.org/I162290304"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5019485977"],"corresponding_institution_ids":["https://openalex.org/I55143463"],"apc_list":null,"apc_paid":null,"fwci":0.8977,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68805242,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"166","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8485490083694458},{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.762498140335083},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6169119477272034},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.6096982359886169},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5521515607833862},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5002763271331787},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4962497353553772},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4851175546646118},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4764033854007721},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4661504030227661},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4556754529476166},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43884342908859253},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4336080849170685},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35872024297714233},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32365334033966064},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15492922067642212}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8485490083694458},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.762498140335083},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6169119477272034},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.6096982359886169},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5521515607833862},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5002763271331787},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4962497353553772},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4851175546646118},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4764033854007721},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4661504030227661},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4556754529476166},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43884342908859253},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4336080849170685},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35872024297714233},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32365334033966064},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15492922067642212},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3575757.3593650","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1145/3575757.3593650","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3575757.3593650","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 31st International Conference on Real-Time Networks and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:www.iris.sssup.it:11382/559432","is_oa":false,"landing_page_url":"https://hdl.handle.net/11382/559432","pdf_url":null,"source":{"id":"https://openalex.org/S4377196376","display_name":"CINECA IRIS Institutional Research Information System (Sant'Anna School of Advanced Studies)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162290304","host_organization_name":"Scuola Superiore Sant'Anna","host_organization_lineage":["https://openalex.org/I162290304"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"doi:10.1145/3575757.3593650","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1145/3575757.3593650","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3575757.3593650","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 31st International Conference on Real-Time Networks and Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4377838204.pdf","grobid_xml":"https://content.openalex.org/works/W4377838204.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1489855049","https://openalex.org/W1553069021","https://openalex.org/W1599954401","https://openalex.org/W2007930753","https://openalex.org/W2065713519","https://openalex.org/W2077278144","https://openalex.org/W2105896457","https://openalex.org/W2109488193","https://openalex.org/W2127785706","https://openalex.org/W2131554388","https://openalex.org/W2154635391","https://openalex.org/W2166440675","https://openalex.org/W2536304952","https://openalex.org/W2610896884","https://openalex.org/W2792834419","https://openalex.org/W2899086622","https://openalex.org/W3036604306","https://openalex.org/W3148456258","https://openalex.org/W4213181454","https://openalex.org/W4230167402","https://openalex.org/W4232146016","https://openalex.org/W4237177404","https://openalex.org/W4244037678"],"related_works":["https://openalex.org/W1974211070","https://openalex.org/W254684032","https://openalex.org/W1848192231","https://openalex.org/W2143690511","https://openalex.org/W4281924108","https://openalex.org/W1591576069","https://openalex.org/W2934889147","https://openalex.org/W2047684617","https://openalex.org/W2096506606","https://openalex.org/W1975698617"],"abstract_inverted_index":{"Multicore":[0],"architectures":[1],"provide":[2],"the":[3,40,44,49],"increased":[4],"performance":[5],"required":[6],"by":[7],"modern":[8],"embedded":[9],"real-time":[10],"systems.":[11],"Most":[12],"platforms":[13],"exhibit":[14],"a":[15],"non-uniform":[16],"memory":[17,22],"access":[18,26],"(NUMA).":[19],"In":[20],"NUMA,":[21],"banks":[23],"with":[24],"different":[25],"time":[27],"can":[28],"be":[29],"explicitly":[30],"addressed.":[31],"Such":[32],"an":[33],"architecture,":[34],"however,":[35],"is":[36],"challenging":[37],"predictability":[38],"given":[39],"significant":[41],"impact":[42],"of":[43,46],"allocation":[45],"variables":[47],"on":[48],"execution":[50],"times.":[51]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}