{"id":"https://openalex.org/W4377838759","doi":"https://doi.org/10.1145/3575757.3575758","title":"IPDeN 2.0: Real-time NoC with selective flit deflection and buffering","display_name":"IPDeN 2.0: Real-time NoC with selective flit deflection and buffering","publication_year":2023,"publication_date":"2023-05-23","ids":{"openalex":"https://openalex.org/W4377838759","doi":"https://doi.org/10.1145/3575757.3575758"},"language":"en","primary_location":{"id":"doi:10.1145/3575757.3575758","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3575757.3575758","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3575757.3575758","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 31st International Conference on Real-Time Networks and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3575757.3575758","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016269724","display_name":"Yilian Ribot Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-4089-7794"},"institutions":[{"id":"https://openalex.org/I83863532","display_name":"Polytechnic Institute of Porto","ror":"https://ror.org/04988re48","country_code":"PT","type":"education","lineage":["https://openalex.org/I83863532"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Yilian Ribot Gonz\u00e1lez","raw_affiliation_strings":["CISTER Research Centre, ISEP, Polytechnic Institute of Porto, Portugal"],"raw_orcid":"https://orcid.org/0000-0002-4089-7794","affiliations":[{"raw_affiliation_string":"CISTER Research Centre, ISEP, Polytechnic Institute of Porto, Portugal","institution_ids":["https://openalex.org/I83863532"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023696057","display_name":"Geoffrey Nelissen","orcid":"https://orcid.org/0000-0003-4141-6718"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Geoffrey Nelissen","raw_affiliation_strings":["Eindhoven University of Technology, the Netherlands"],"raw_orcid":"https://orcid.org/0000-0003-4141-6718","affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology, the Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078183455","display_name":"Eduardo Tovar","orcid":"https://orcid.org/0000-0001-8979-3876"},"institutions":[{"id":"https://openalex.org/I83863532","display_name":"Polytechnic Institute of Porto","ror":"https://ror.org/04988re48","country_code":"PT","type":"education","lineage":["https://openalex.org/I83863532"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Eduardo Tovar","raw_affiliation_strings":["CISTER Research Centre, ISEP, Polytechnic Institute of Porto, Portugal"],"raw_orcid":"https://orcid.org/0000-0001-8979-3876","affiliations":[{"raw_affiliation_string":"CISTER Research Centre, ISEP, Polytechnic Institute of Porto, Portugal","institution_ids":["https://openalex.org/I83863532"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016269724"],"corresponding_institution_ids":["https://openalex.org/I83863532"],"apc_list":null,"apc_paid":null,"fwci":0.1968,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47491372,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"87","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9879000186920166,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9811999797821045,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tree-traversal","display_name":"Tree traversal","score":0.8234584927558899},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.790158748626709},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7722655534744263},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6037032008171082},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.58516526222229},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5567775964736938},{"id":"https://openalex.org/keywords/traverse","display_name":"Traverse","score":0.5498955249786377},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4965546727180481},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.47526949644088745},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4642624855041504},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.42718738317489624},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40127235651016235},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.26722419261932373}],"concepts":[{"id":"https://openalex.org/C140745168","wikidata":"https://www.wikidata.org/wiki/Q1210082","display_name":"Tree traversal","level":2,"score":0.8234584927558899},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.790158748626709},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7722655534744263},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6037032008171082},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.58516526222229},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5567775964736938},{"id":"https://openalex.org/C176809094","wikidata":"https://www.wikidata.org/wiki/Q15401496","display_name":"Traverse","level":2,"score":0.5498955249786377},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4965546727180481},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.47526949644088745},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4642624855041504},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.42718738317489624},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40127235651016235},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.26722419261932373},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3575757.3575758","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3575757.3575758","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3575757.3575758","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 31st International Conference on Real-Time Networks and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/3be44cd0-a63c-495d-8a75-b6005be2e254","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/3be44cd0-a63c-495d-8a75-b6005be2e254","pdf_url":"https://pure.tue.nl/ws/files/345466411/3575757.3575758.pdf","source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ribot Gonz\u00e1lez, Y, Nelissen, G & Tovar, E 2023, IPDeN 2.0 : Real-time NoC with selective flit deflection and buffering. in RTNS '23 : Proceedings of the 31st International Conference on Real-Time Networks and Systems. Association for Computing Machinery, Inc., New York, pp. 87-98, 31st International Conference on Real-Time Networks and Systems, RTNS 2023, Dortmund, Germany, 7/06/23. https://doi.org/10.1145/3575757.3575758","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"doi:10.1145/3575757.3575758","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3575757.3575758","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3575757.3575758","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 31st International Conference on Real-Time Networks and Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3574973028","display_name":null,"funder_award_id":"UIDB/04234/2020","funder_id":"https://openalex.org/F4320323642","funder_display_name":"Minist\u00e9rio da Ci\u00eancia, Tecnologia e Ensino Superior"},{"id":"https://openalex.org/G4497198408","display_name":null,"funder_award_id":"UIDP/UIDB/04234/2020","funder_id":"https://openalex.org/F4320334779","funder_display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"},{"id":"https://openalex.org/G505757079","display_name":null,"funder_award_id":"UIDP/UIDB/04234/2020","funder_id":"https://openalex.org/F4320323642","funder_display_name":"Minist\u00e9rio da Ci\u00eancia, Tecnologia e Ensino Superior"},{"id":"https://openalex.org/G5157446074","display_name":null,"funder_award_id":"UIDB/04234/2020","funder_id":"https://openalex.org/F4320334779","funder_display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"}],"funders":[{"id":"https://openalex.org/F4320323642","display_name":"Minist\u00e9rio da Ci\u00eancia, Tecnologia e Ensino Superior","ror":"https://ror.org/045b9pr88"},{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"},{"id":"https://openalex.org/F4320338080","display_name":"European Social Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4377838759.pdf","grobid_xml":"https://content.openalex.org/works/W4377838759.grobid-xml"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W1497140550","https://openalex.org/W1732956772","https://openalex.org/W1918981715","https://openalex.org/W2048202374","https://openalex.org/W2068129030","https://openalex.org/W2089797152","https://openalex.org/W2120538858","https://openalex.org/W2569264881","https://openalex.org/W2742855437","https://openalex.org/W2809390521","https://openalex.org/W2920897032","https://openalex.org/W3089695250","https://openalex.org/W3140062895","https://openalex.org/W4245112787","https://openalex.org/W4251731617","https://openalex.org/W4285550643","https://openalex.org/W4300122131"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2120080222","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2994908368","https://openalex.org/W3198758847","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W2144357574","https://openalex.org/W4297990507"],"abstract_inverted_index":{"Network-on-Chips":[0],"(NoCs)":[1],"have":[2,49],"proven":[3],"to":[4,9,14,41,51,70,106,135,155,188],"be":[5,52,68],"a":[6,92,149,222],"good":[7],"alternative":[8,71],"traditional":[10],"bus-based":[11],"communication":[12,119,180,204],"architectures":[13],"interconnect":[15],"all":[16],"programming":[17],"elements":[18],"(PEs)":[19],"in":[20,113,183],"modern":[21],"Multiprocessor":[22],"Systems-":[23],"on-Chips":[24],"(MPSoC).":[25],"Wormhole":[26],"switching":[27],"with":[28,59,101],"Virtual-Channels":[29],"(VCs)":[30],"and":[31,163,179,190,203],"deflection-based":[32],"routing":[33],"policy":[34],"are":[35],"the":[36,53,75,97,102,132,138,167,198,212],"most":[37],"commonly":[38],"used":[39],"strategies":[40],"develop":[42],"NoCs":[43,192,238],"for":[44,57,221],"real-time":[45],"systems.":[46],"Deflection-based":[47],"solutions":[48],"shown":[50],"more":[54],"suitable":[55],"option":[56],"systems":[58],"power":[60],"and/or":[61],"area":[62],"constraints.":[63],"However,":[64],"because":[65],"flits":[66,108,174],"may":[67,83],"deflected":[69,112],"routes":[72],"when":[73],"traversing":[74],"network":[76,168],"toward":[77],"their":[78,80,176],"destination,":[79],"traversal":[81,178,202],"times":[82,181],"increase.":[84],"In":[85],"this":[86],"paper,":[87],"we":[88],"propose":[89],"IPDeN":[90,184,189,209,229],"2.0,":[91],"new":[93],"NoC":[94],"that":[95,173,228,239],"combines":[96],"benefits":[98],"of":[99,104,121],"buffers":[100],"concept":[103],"deflection":[105],"avoid":[107],"from":[109],"always":[110],"being":[111],"contention":[114],"scenarios,":[115],"thus":[116],"ensuring":[117],"shorter":[118],"time":[120],"flits.":[122],"The":[123,158],"proposed":[124,139],"design":[125],"also":[126,207],"guarantees":[127],"in-order":[128],"flit":[129],"delivery":[130],"at":[131],"destination.":[133],"Contrary":[134],"VCs-based":[136],"NoCs,":[137],"solution":[140,220],"does":[141],"not":[142],"rely":[143,240],"on":[144,166,200,241],"expensive":[145],"buffering":[146],"mechanisms.":[147],"Instead":[148],"single":[150],"small":[151],"buffer":[152,159],"is":[153,161],"added":[154],"each":[156],"router.":[157],"size":[160],"fixed":[162],"depends":[164],"only":[165],"topology.":[169],"Experimental":[170],"results":[171],"show":[172,227],"see":[175],"actual":[177],"reduced":[182],"2.0":[185,210,230],"as":[186],"compared":[187],"HopliteBuf":[191],"(its":[193],"closest":[194],"competitors)":[195],"without":[196],"affecting":[197],"upper-bounds":[199],"worst-case":[201],"times.":[205],"We":[206,217,226],"implemented":[208],"using":[211],"Verilog":[213],"hardware":[214,235],"description":[215],"language.":[216],"synthesize":[218],"our":[219],"medium-sized":[223],"FPGA":[224],"platform.":[225],"requires":[231],"\u2248":[232],"50%":[233],"less":[234],"resources":[236],"than":[237],"VCs.":[242]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2023-05-24T00:00:00"}