{"id":"https://openalex.org/W4327521269","doi":"https://doi.org/10.1145/3573428.3573497","title":"Two-stage Pipelined SRAM Design Based on 14nm FinFET Process","display_name":"Two-stage Pipelined SRAM Design Based on 14nm FinFET Process","publication_year":2022,"publication_date":"2022-10-21","ids":{"openalex":"https://openalex.org/W4327521269","doi":"https://doi.org/10.1145/3573428.3573497"},"language":"en","primary_location":{"id":"doi:10.1145/3573428.3573497","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3573428.3573497","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3573428.3573497","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3573428.3573497","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090873758","display_name":"Yuan Lou","orcid":"https://orcid.org/0000-0002-0665-430X"},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Lou","raw_affiliation_strings":["School of Rail Transportation, Soochow University, China"],"raw_orcid":"https://orcid.org/0000-0002-0665-430X","affiliations":[{"raw_affiliation_string":"School of Rail Transportation, Soochow University, China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088963425","display_name":"Lijun Zhang","orcid":"https://orcid.org/0000-0002-9547-043X"},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lijun Zhang","raw_affiliation_strings":["School of Rail Transportation, Soochow University, China"],"raw_orcid":"https://orcid.org/0000-0002-9547-043X","affiliations":[{"raw_affiliation_string":"School of Rail Transportation, Soochow University, China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yuling Yan","orcid":"https://orcid.org/0000-0001-7119-172X"},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuling Yan","raw_affiliation_strings":["School of Rail Transportation, Soochow University, China"],"raw_orcid":"https://orcid.org/0000-0001-7119-172X","affiliations":[{"raw_affiliation_string":"School of Rail Transportation, Soochow University, China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008298763","display_name":"Lijun Ma","orcid":"https://orcid.org/0000-0003-2994-6863"},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lijun Ma","raw_affiliation_strings":["School of Rail Transportation, Soochow University, China"],"raw_orcid":"https://orcid.org/0000-0003-2994-6863","affiliations":[{"raw_affiliation_string":"School of Rail Transportation, Soochow University, China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070377868","display_name":"Zhongda Zhang","orcid":"https://orcid.org/0000-0003-3229-0383"},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongda Zhang","raw_affiliation_strings":["School of Rail Transportation, Soochow University, China"],"raw_orcid":"https://orcid.org/0000-0003-3229-0383","affiliations":[{"raw_affiliation_string":"School of Rail Transportation, Soochow University, China","institution_ids":["https://openalex.org/I3923682"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I3923682"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27561081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"400","last_page":"405"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9201163053512573},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.758798360824585},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6842870712280273},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5426557064056396},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48753592371940613},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47915905714035034},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44089215993881226},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32397574186325073},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3135055601596832},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.05677935481071472}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9201163053512573},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.758798360824585},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6842870712280273},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5426557064056396},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48753592371940613},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47915905714035034},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44089215993881226},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32397574186325073},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3135055601596832},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.05677935481071472},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3573428.3573497","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3573428.3573497","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3573428.3573497","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3573428.3573497","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3573428.3573497","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3573428.3573497","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4327521269.pdf","grobid_xml":"https://content.openalex.org/works/W4327521269.grobid-xml"},"referenced_works_count":3,"referenced_works":["https://openalex.org/W609871766","https://openalex.org/W2569152488","https://openalex.org/W2892303075"],"related_works":["https://openalex.org/W1517776641","https://openalex.org/W2242574529","https://openalex.org/W2364531466","https://openalex.org/W1572523360","https://openalex.org/W26297114","https://openalex.org/W2383828164","https://openalex.org/W2148971169","https://openalex.org/W396164270","https://openalex.org/W2046114918","https://openalex.org/W2388140273"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,50,71],"two-stage":[6,30,104],"pipeline":[7,31],"architecture":[8,32,39],"for":[9,70],"Static":[10],"Random":[11],"Memories":[12],"(SRAM),":[13],"which":[14],"can":[15],"reduce":[16],"the":[17,24,34,37,43,46,76,80,88,91,99,103],"decoder":[18,44],"delay":[19],"and":[20,45,53],"thus":[21],"effectively":[22],"improve":[23],"memory":[25],"operation":[26],"speed.":[27],"The":[28],"proposed":[29],"divides":[33],"SRAM":[35,73,89],"in":[36],"conventional":[38,92],"into":[40],"two":[41,59],"parts,":[42],"read/write":[47,100],"path,":[48],"by":[49,84],"hierarchical":[51],"approach":[52],"uses":[54],"registers":[55],"to":[56,87],"connect":[57],"these":[58],"parts.":[60],"Simulation":[61],"results":[62],"using":[63],"SMIC":[64],"14nm":[65],"FinFET":[66],"devices":[67],"show":[68],"that":[69],"high-speed":[72],"of":[74,79,102,112],"512words*16bits,":[75],"access":[77],"speed":[78],"array":[81],"is":[82],"improved":[83],"21%":[85],"compared":[86],"under":[90],"architecture.":[93],"This":[94],"design":[95],"not":[96],"only":[97],"implements":[98],"function":[101],"pipelined":[105],"SRAM,":[106],"but":[107],"also":[108],"provides":[109],"some":[110],"optimization":[111],"its":[113],"performance.":[114]},"counts_by_year":[],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}