{"id":"https://openalex.org/W3202202452","doi":"https://doi.org/10.1145/3572839","title":"HyGain: High-performance, Energy-efficient Hybrid Gain Cell-based Cache Hierarchy","display_name":"HyGain: High-performance, Energy-efficient Hybrid Gain Cell-based Cache Hierarchy","publication_year":2022,"publication_date":"2022-11-30","ids":{"openalex":"https://openalex.org/W3202202452","doi":"https://doi.org/10.1145/3572839","mag":"3202202452"},"language":"en","primary_location":{"id":"doi:10.1145/3572839","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3572839","pdf_url":null,"source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.1145/3572839","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063739412","display_name":"Sarabjeet Singh","orcid":"https://orcid.org/0000-0003-3032-1916"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sarabjeet Singh","raw_affiliation_strings":["University of Utah, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007817132","display_name":"Neelam Surana","orcid":"https://orcid.org/0000-0002-7841-8541"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Neelam Surana","raw_affiliation_strings":["NVIDIA Graphics, India"],"affiliations":[{"raw_affiliation_string":"NVIDIA Graphics, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083253819","display_name":"Kailash Prasad","orcid":"https://orcid.org/0000-0002-4873-7728"},"institutions":[{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kailash Prasad","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Gandhinagar, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Gandhinagar, India","institution_ids":["https://openalex.org/I27674431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004908903","display_name":"Pranjali Jain","orcid":"https://orcid.org/0000-0003-2587-2027"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pranjali Jain","raw_affiliation_strings":["University of California, Santa Barbara, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080209114","display_name":"Joycee Mekie","orcid":"https://orcid.org/0000-0001-9646-1941"},"institutions":[{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Joycee Mekie","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Gandhinagar, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Gandhinagar, India","institution_ids":["https://openalex.org/I27674431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012432339","display_name":"Manu Awasthi","orcid":"https://orcid.org/0000-0002-5616-9679"},"institutions":[{"id":"https://openalex.org/I347237974","display_name":"Ashoka University","ror":"https://ror.org/02j1xr113","country_code":"IN","type":"education","lineage":["https://openalex.org/I347237974"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manu Awasthi","raw_affiliation_strings":["Ashoka University, India"],"affiliations":[{"raw_affiliation_string":"Ashoka University, India","institution_ids":["https://openalex.org/I347237974"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5063739412"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.1829,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.44687356,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":"20","issue":"2","first_page":"1","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8234884738922119},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.757683515548706},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7232844233512878},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6575504541397095},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5426810383796692},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5198333859443665},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.508110523223877},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3655632734298706},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3378959894180298}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8234884738922119},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.757683515548706},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7232844233512878},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6575504541397095},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5426810383796692},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5198333859443665},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.508110523223877},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3655632734298706},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3378959894180298}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3572839","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3572839","pdf_url":null,"source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3572839","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3572839","pdf_url":null,"source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":94,"referenced_works":["https://openalex.org/W1492839618","https://openalex.org/W1518236483","https://openalex.org/W1564070696","https://openalex.org/W1599878271","https://openalex.org/W1619268095","https://openalex.org/W1827639723","https://openalex.org/W1968029317","https://openalex.org/W1971936677","https://openalex.org/W1979955706","https://openalex.org/W1987754347","https://openalex.org/W1989608846","https://openalex.org/W2002293402","https://openalex.org/W2011443263","https://openalex.org/W2016842024","https://openalex.org/W2018597743","https://openalex.org/W2021433466","https://openalex.org/W2022510519","https://openalex.org/W2026940159","https://openalex.org/W2029577083","https://openalex.org/W2034062945","https://openalex.org/W2034639175","https://openalex.org/W2047379549","https://openalex.org/W2050900502","https://openalex.org/W2064977311","https://openalex.org/W2067354926","https://openalex.org/W2070701822","https://openalex.org/W2084007230","https://openalex.org/W2087345965","https://openalex.org/W2093163564","https://openalex.org/W2099856791","https://openalex.org/W2103498248","https://openalex.org/W2103999643","https://openalex.org/W2108048675","https://openalex.org/W2108453702","https://openalex.org/W2109562980","https://openalex.org/W2110999128","https://openalex.org/W2111096793","https://openalex.org/W2116098008","https://openalex.org/W2116826022","https://openalex.org/W2120692212","https://openalex.org/W2124350608","https://openalex.org/W2127419525","https://openalex.org/W2130102454","https://openalex.org/W2131054871","https://openalex.org/W2135393827","https://openalex.org/W2136316949","https://openalex.org/W2147926533","https://openalex.org/W2148830790","https://openalex.org/W2149412112","https://openalex.org/W2152356827","https://openalex.org/W2154840748","https://openalex.org/W2155551886","https://openalex.org/W2157587823","https://openalex.org/W2157800896","https://openalex.org/W2158620667","https://openalex.org/W2159253302","https://openalex.org/W2161091390","https://openalex.org/W2168514350","https://openalex.org/W2169875292","https://openalex.org/W2171148960","https://openalex.org/W2171462411","https://openalex.org/W2214020401","https://openalex.org/W2224414959","https://openalex.org/W2236479978","https://openalex.org/W2253855427","https://openalex.org/W2255015856","https://openalex.org/W2294693415","https://openalex.org/W2294956199","https://openalex.org/W2406370695","https://openalex.org/W2464177207","https://openalex.org/W2496520886","https://openalex.org/W2512979529","https://openalex.org/W2533044051","https://openalex.org/W2534170198","https://openalex.org/W2535599441","https://openalex.org/W2537450429","https://openalex.org/W2563600677","https://openalex.org/W2662219006","https://openalex.org/W2745237044","https://openalex.org/W2754347129","https://openalex.org/W2787122485","https://openalex.org/W2790582756","https://openalex.org/W2800944932","https://openalex.org/W2884687835","https://openalex.org/W2891804795","https://openalex.org/W2912129047","https://openalex.org/W2913524550","https://openalex.org/W3003697980","https://openalex.org/W3098304703","https://openalex.org/W3144376511","https://openalex.org/W4241821643","https://openalex.org/W4242472899","https://openalex.org/W4243164749","https://openalex.org/W6719768283"],"related_works":["https://openalex.org/W1579918296","https://openalex.org/W2033486618","https://openalex.org/W2159742333","https://openalex.org/W2915415779","https://openalex.org/W3202202452","https://openalex.org/W1569026695","https://openalex.org/W1586753310","https://openalex.org/W4221146819","https://openalex.org/W2801455238","https://openalex.org/W2654056874"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"we":[3,181],"propose":[4,28],"a":[5,29,126,172,193,215],"\u201cfull-stack\u201d":[6],"solution":[7],"to":[8,62,111,122,174,186,213,224,232],"designing":[9],"high-apacity":[10],"and":[11,55,95,136,143,162,166,201,203,209,228],"low-latency":[12],"on-chip":[13,116],"cache":[14,42,235],"hierarchies":[15],"by":[16],"starting":[17],"at":[18,86,199],"the":[19,23,41,63,176],"circuit":[20,72],"level":[21],"of":[22,80,84,115,160,178],"hardware":[24],"design":[25,39],"stack.":[26],"We":[27,74,118,154,190],"novel":[30],"half":[31],"V":[32,91],"DD":[33,92],"precharge":[34],"2T":[35],"Gain":[36],"Cell":[37],"(GC)":[38],"for":[40,70,125,141,164],"hierarchy.":[43],"The":[44],"GC":[45,183,197,208],"has":[46],"several":[47],"desirable":[48],"characteristics,":[49],"including":[50,150],"~50%":[51,56],"higher":[52],"storage":[53],"density":[54],"lower":[57],"dynamic":[58,157],"energy":[59,158],"as":[60,222,230],"compared":[61,121,223,231],"traditional":[64],"6T":[65,123],"SRAM,":[66,124],"even":[67],"after":[68],"accounting":[69],"peripheral":[71],"overheads.":[73],"also":[75,155],"demonstrate":[76],"data":[77],"retention":[78],"time":[79],"350":[81],"us":[82],"(~17.5\u00d7":[83],"eDRAM)":[85],"28":[87],"nm":[88],"technology":[89],"with":[90,101,184,196],"=":[93,97],"0.9V":[94],"temperature":[96],"27\u00b0C":[98],"that,":[99],"combined":[100],"optimizations":[102],"like":[103],"staggered":[104],"refresh,":[105],"makes":[106],"it":[107],"an":[108,204,225,233],"ideal":[109],"candidate":[110],"architect":[112],"all":[113,179],"levels":[114],"caches.":[117],"show":[119,191],"that":[120,192],"given":[127],"area":[128],"budget,":[129],"GC-based":[130],"caches,":[131],"on":[132,147],"average,":[133],"provide":[134,214],"30%":[135],"36%":[137],"increase":[138],"in":[139,171,218],"IPC":[140],"single-":[142,165],"multi-programmed":[144,167,239],"workloads,":[145,149,168],"respectively,":[146],"contemporary":[148],"SPEC":[151],"CPU":[152],"2017.":[153],"observe":[156],"savings":[159],"42%":[161],"34%":[163],"respectively.":[169],"Finally,":[170],"quest":[173],"utilize":[175],"best":[177],"worlds,":[180],"combine":[182],"STT-RAM":[185,210],"create":[187],"hybrid":[188,194],"hierarchies.":[189],"hierarchy":[195],"caches":[198],"L1":[200],"L2":[202],"LLC":[205],"split":[206],"between":[207],"is":[211],"able":[212],"46%":[216],"benefit":[217],"energy-delay":[219],"product":[220],"(EDP)":[221],"all-SRAM":[226],"design,":[227],"13%":[229],"all-GC":[234],"hierarchy,":[236],"averaged":[237],"across":[238],"workloads.":[240]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}