{"id":"https://openalex.org/W4310251154","doi":"https://doi.org/10.1145/3572546","title":"IMPRoVED: Integrated Method to Predict PostRouting setup Violations in Early Design Stages","display_name":"IMPRoVED: Integrated Method to Predict PostRouting setup Violations in Early Design Stages","publication_year":2022,"publication_date":"2022-11-29","ids":{"openalex":"https://openalex.org/W4310251154","doi":"https://doi.org/10.1145/3572546"},"language":"en","primary_location":{"id":"doi:10.1145/3572546","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3572546","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056475013","display_name":"Suhas Krishna Kashyap","orcid":"https://orcid.org/0000-0001-6278-6174"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Suhas Krishna Kashyap","raw_affiliation_strings":["Arizona State University, Arizona, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Arizona, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sule Ozev","raw_affiliation_strings":["Arizona State University, Arizona, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, Arizona, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5056475013"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.6955,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68452489,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"28","issue":"4","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8915731906890869},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5774918794631958},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5686591267585754},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5680328011512756},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5441648960113525},{"id":"https://openalex.org/keywords/outlier","display_name":"Outlier","score":0.5192963480949402},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.4523731470108032},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34918656945228577},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33580952882766724},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21407482028007507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15279248356819153}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8915731906890869},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5774918794631958},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5686591267585754},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5680328011512756},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5441648960113525},{"id":"https://openalex.org/C79337645","wikidata":"https://www.wikidata.org/wiki/Q779824","display_name":"Outlier","level":2,"score":0.5192963480949402},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.4523731470108032},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34918656945228577},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33580952882766724},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21407482028007507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15279248356819153},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3572546","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3572546","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W2038987112","https://openalex.org/W2049828765","https://openalex.org/W2086122092","https://openalex.org/W2105302023","https://openalex.org/W2111491016","https://openalex.org/W2121334524","https://openalex.org/W2123268160","https://openalex.org/W2167077570","https://openalex.org/W2178990935","https://openalex.org/W2293147384","https://openalex.org/W2319154394","https://openalex.org/W2794271438","https://openalex.org/W2808884553","https://openalex.org/W2899736003","https://openalex.org/W2911181151","https://openalex.org/W2911964244","https://openalex.org/W2942307756","https://openalex.org/W2944916746","https://openalex.org/W2946795101","https://openalex.org/W2959792658","https://openalex.org/W2963105378","https://openalex.org/W3088618441","https://openalex.org/W3111098492","https://openalex.org/W4230035938","https://openalex.org/W4234256867","https://openalex.org/W4255676842","https://openalex.org/W4293024071","https://openalex.org/W4301707095","https://openalex.org/W4323927861"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2373310108"],"abstract_inverted_index":{"The":[0,78,145],"detail":[1],"routing":[2],"process":[3,121],"is":[4,62,81,177,190],"by":[5,163],"far":[6],"the":[7,12,28,43,56,72,125,143,156,169,183,194],"most":[8],"time":[9,173],"consuming":[10],"during":[11],"physical":[13],"design":[14],"flow.":[15],"Routing":[16],"starts":[17],"with":[18,140],"an":[19,38,97,164],"estimation":[20],"of":[21,71,92,142,152,158,166,175,188],"timing":[22,29,60,136,195],"slacks":[23,137],"and":[24,48,104,114,186],"aims":[25],"to":[26,41,69,130,181],"meet":[27],"specifications":[30],"at":[31,55],"signoff.":[32],"In":[33],"this":[34],"paper,":[35],"we":[36],"propose":[37],"improved":[39],"method":[40],"predict":[42,50],"net":[44],"delays":[45],"using":[46],"RandomForestRegressor":[47],"thereby":[49],"critical":[51],"paths":[52],"early":[53],"on":[54,75,83,111,118],"placement":[57],"stage.":[58],"Quick":[59],"prediction":[61],"also":[63],"essential":[64],"in":[65,133],"making":[66],"time-sensitive":[67],"edits":[68],"stepping":[70],"chip":[73],"based":[74,82],"post-Si":[76],"feedback.":[77],"proposed":[79,126,146],"algorithm":[80,127,147],"five":[84],"novel":[85],"features,":[86],"namely,":[87],"targeted":[88],"feature":[89],"selection,":[90],"introduction":[91],"a":[93],"one-hot":[94],"encoding":[95],"scheme,":[96],"outlier":[98],"identification":[99],"method,":[100],"post-route":[101,105],"buffer-bloat":[102],"prediction,":[103],"cell":[106],"sizing":[107],"prediction.":[108],"Experimental":[109],"results":[110,160],"academic":[112],"benchmarks":[113],"industry":[115],"circuits,":[116],"both":[117],"advanced":[119],"10nm":[120],"node":[122],"show":[123],"that":[124],"has":[128],"led":[129],"significant":[131],"improvements":[132],"accurately":[134],"predicting":[135],"when":[138,179],"compared":[139,180],"state":[141,157],"art.":[144],"predicts":[148],"slack":[149],"within":[150],"0.598%":[151],"signoff":[153],"results,":[154],"whereas":[155],"art":[159],"are":[161],"erroneous":[162],"average":[165],"53.33%":[167],"for":[168,192],"same":[170],"metric.":[171],"Overall":[172],"savings":[174,187],"44.1%":[176],"seen":[178,191],"running":[182],"traditional":[184],"flow,":[185],"90%":[189],"obtaining":[193],"results.":[196]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}