{"id":"https://openalex.org/W4307780775","doi":"https://doi.org/10.1145/3569917","title":"A Neoteric Approach for Logic with Embedded Memory Leveraging Crosstalk Computing","display_name":"A Neoteric Approach for Logic with Embedded Memory Leveraging Crosstalk Computing","publication_year":2022,"publication_date":"2022-11-01","ids":{"openalex":"https://openalex.org/W4307780775","doi":"https://doi.org/10.1145/3569917"},"language":"en","primary_location":{"id":"doi:10.1145/3569917","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3569917","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081166634","display_name":"Prerana Samant","orcid":"https://orcid.org/0000-0002-3458-9277"},"institutions":[{"id":"https://openalex.org/I75421653","display_name":"University of Missouri\u2013Kansas City","ror":"https://ror.org/01w0d5g70","country_code":"US","type":"education","lineage":["https://openalex.org/I75421653"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prerana Samant","raw_affiliation_strings":["University of Missouri Kansas City, MO, USA"],"raw_orcid":"https://orcid.org/0000-0002-3458-9277","affiliations":[{"raw_affiliation_string":"University of Missouri Kansas City, MO, USA","institution_ids":["https://openalex.org/I75421653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057598239","display_name":"Naveen Kumar Macha","orcid":"https://orcid.org/0000-0002-0243-8124"},"institutions":[{"id":"https://openalex.org/I75421653","display_name":"University of Missouri\u2013Kansas City","ror":"https://ror.org/01w0d5g70","country_code":"US","type":"education","lineage":["https://openalex.org/I75421653"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naveen Kumar Macha","raw_affiliation_strings":["University of Missouri Kansas City, MO, USA"],"raw_orcid":"https://orcid.org/0000-0002-0243-8124","affiliations":[{"raw_affiliation_string":"University of Missouri Kansas City, MO, USA","institution_ids":["https://openalex.org/I75421653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052808482","display_name":"Mostafizur Rahman","orcid":"https://orcid.org/0000-0002-7318-3528"},"institutions":[{"id":"https://openalex.org/I75421653","display_name":"University of Missouri\u2013Kansas City","ror":"https://ror.org/01w0d5g70","country_code":"US","type":"education","lineage":["https://openalex.org/I75421653"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mostafizur Rahman","raw_affiliation_strings":["University of Missouri Kansas City, MO, USA"],"raw_orcid":"https://orcid.org/0000-0002-7318-3528","affiliations":[{"raw_affiliation_string":"University of Missouri Kansas City, MO, USA","institution_ids":["https://openalex.org/I75421653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I75421653"],"apc_list":null,"apc_paid":null,"fwci":0.0923,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.41735111,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"19","issue":"1","first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6869189739227295},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5822548866271973},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.54123455286026},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5220796465873718},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5031504034996033},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.48530906438827515},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.44233137369155884},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.4219055771827698},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4165741205215454},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4004390835762024},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3709198832511902},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.36570286750793457},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35336872935295105},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20515668392181396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1833224892616272},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17890095710754395}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6869189739227295},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5822548866271973},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.54123455286026},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5220796465873718},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5031504034996033},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.48530906438827515},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.44233137369155884},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.4219055771827698},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4165741205215454},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4004390835762024},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3709198832511902},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.36570286750793457},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35336872935295105},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20515668392181396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1833224892616272},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17890095710754395}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3569917","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3569917","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1996411546","https://openalex.org/W2036857068","https://openalex.org/W2047694997","https://openalex.org/W2061176930","https://openalex.org/W2078992878","https://openalex.org/W2149778532","https://openalex.org/W2150924088","https://openalex.org/W2566930948","https://openalex.org/W2741248434","https://openalex.org/W2773275300","https://openalex.org/W2952335860","https://openalex.org/W2963779066","https://openalex.org/W2963896391","https://openalex.org/W2990301520","https://openalex.org/W3023180425","https://openalex.org/W3082892433","https://openalex.org/W3103339143","https://openalex.org/W3123869930","https://openalex.org/W3195300547","https://openalex.org/W4206137055","https://openalex.org/W4237249613","https://openalex.org/W4245044310","https://openalex.org/W4285205602"],"related_works":["https://openalex.org/W2169842719","https://openalex.org/W2580743037","https://openalex.org/W2965791759","https://openalex.org/W2894573466","https://openalex.org/W2554253794","https://openalex.org/W2988242922","https://openalex.org/W2098419840","https://openalex.org/W2542337934","https://openalex.org/W2766377030","https://openalex.org/W3082411055"],"abstract_inverted_index":{"One":[0],"of":[1,5,16,23,101,128,142,153,165,193,204,243,276],"the":[2,8,24,27,31,36,54,66,82,107,112,129,134,161,166,184,191,202,233,249,261,274,281,285],"essential":[3],"elements":[4],"computing":[6,68,94],"is":[7,109,114,179,199,221,228,264],"memory":[9,52,59,143,163],"element.":[10],"Flip-flops":[11],"form":[12],"an":[13,241],"integral":[14],"part":[15],"a":[17,93,150,244,270],"System-on-Chip":[18],"(SoC)":[19],"and":[20,45,86,111,196,226,260],"consume":[21],"most":[22],"area":[25],"on":[26,65],"die.":[28],"To":[29],"meet":[30],"high-speed":[32,147,289],"performance":[33,227,250],"demands":[34],"by":[35,181,207,230,253],"data-intensive":[37],"applications":[38],"such":[39,256],"as":[40,240,257],"artificial":[41],"intelligence,":[42],"cloud":[43],"computing,":[44],"machine":[46],"learning,":[47],"we":[48,158],"propose":[49],"to":[50,56,189,223,266,283],"integrate":[51],"with":[53,96,149,183,269,291],"logic":[55,108,136,145,263],"get":[57],"built-in":[58,162],"Logic":[60,77],"circuits":[61,71,169,188,255,279],"that":[62,201],"operate":[63],"based":[64],"crosstalk":[67,85],"logic.":[69],"These":[70],"are":[72],"called":[73],"Crosstalk":[74],"Built-in":[75],"Memory":[76],"(CBML)":[78],"circuits,":[79,217],"which":[80],"exploit":[81],"detrimental":[83],"interconnect":[84],"astutely":[87],"turn":[88],"this":[89,156],"unwanted":[90],"effect":[91],"into":[92],"principle":[95],"embedded":[97],"memory.":[98],"By":[99],"virtue":[100],"our":[102],"novel":[103],"CBML":[104,168,208,246,278],"circuit":[105,238],"technique,":[106],"computed,":[110],"result":[113],"stored":[115,122],"intrinsically":[116],"within":[117],"these":[118],"complex":[119,167],"circuits.":[120,236],"The":[121],"values":[123],"will":[124],"be":[125],"retained":[126],"irrespective":[127],"change":[130],"in":[131,144,176,215,273],"input":[132],"until":[133],"next":[135],"evaluation":[137],"cycle.":[138],"This":[139,237],"neoteric":[140],"embedding":[141],"provides":[146],"operation":[148],"reduced":[151],"number":[152,192,203,275],"transistors.":[154,277],"In":[155],"article,":[157],"have":[159,280],"manifested":[160],"feature":[164],"using":[170],"16":[171],"nanometer":[172],"(nm)":[173],"PTM":[174],"models":[175],"HSPICE.":[177],"Benchmarking":[178],"performed":[180],"comparing":[182],"equivalent":[185,234],"static":[186],"CMOS":[187,235],"compare":[190],"transistors,":[194],"power,":[195],"performance.":[197],"It":[198],"observed":[200],"transistors":[205],"consumed":[206],"4-bit":[209],"Full-Adder":[210],"(the":[211],"key":[212],"element":[213],"prevalent":[214],"Arithmetic":[216],"e.g.,":[218],"ALU,":[219],"Counters)":[220],"up":[222,265],"46%":[224],"less,":[225],"improved":[229],"27%":[231],"over":[232],"serves":[239],"example":[242],"large-scale":[245],"circuit.":[247],"Also,":[248],"improvement":[251],"achieved":[252],"other":[254],"3-input":[258],"AND":[259],"CARRY":[262],"60%":[267],"along":[268],"40%":[271],"reduction":[272],"potential":[282],"pave":[284],"way":[286],"for":[287],"special":[288],"macros":[290],"specifically":[292],"engineered":[293],"structures.":[294]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}