{"id":"https://openalex.org/W4353031976","doi":"https://doi.org/10.1145/3569052.3578923","title":"AutoDMP","display_name":"AutoDMP","publication_year":2023,"publication_date":"2023-03-22","ids":{"openalex":"https://openalex.org/W4353031976","doi":"https://doi.org/10.1145/3569052.3578923"},"language":"en","primary_location":{"id":"doi:10.1145/3569052.3578923","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3578923","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578923","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578923","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017765050","display_name":"Anthony Agnesina","orcid":"https://orcid.org/0000-0003-0393-0230"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anthony Agnesina","raw_affiliation_strings":["NVIDIA Corporation, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0003-0393-0230","affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068971189","display_name":"Puranjay Rajvanshi","orcid":"https://orcid.org/0000-0002-6670-9990"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Puranjay Rajvanshi","raw_affiliation_strings":["NVIDIA Corporation, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-6670-9990","affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032637622","display_name":"Tian Yang","orcid":"https://orcid.org/0000-0001-6185-8957"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tian Yang","raw_affiliation_strings":["NVIDIA Corporation, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-6185-8957","affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091795068","display_name":"Geraldo Pradipta","orcid":"https://orcid.org/0000-0003-4599-6166"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Geraldo Pradipta","raw_affiliation_strings":["NVIDIA Corporation, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-4599-6166","affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051177808","display_name":"Austin Jiao","orcid":"https://orcid.org/0000-0001-7673-5319"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Austin Jiao","raw_affiliation_strings":["NVIDIA Corporation, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-7673-5319","affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001800455","display_name":"Ben Keller","orcid":"https://orcid.org/0000-0002-8117-1412"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ben Keller","raw_affiliation_strings":["NVIDIA Corporation, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-8117-1412","affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010156116","display_name":"Brucek Khailany","orcid":"https://orcid.org/0000-0002-7584-3489"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brucek Khailany","raw_affiliation_strings":["NVIDIA Corporation, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-7584-3489","affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029928585","display_name":"Haoxing Ren","orcid":"https://orcid.org/0000-0003-1028-3860"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haoxing Ren","raw_affiliation_strings":["NVIDIA Corporation, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0003-1028-3860","affiliations":[{"raw_affiliation_string":"NVIDIA Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I4210127875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210127875"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":46,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"149","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.863472580909729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7860201597213745},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7613938450813293},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5415977835655212},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5192970633506775},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4740219712257385},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4694965183734894},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.44569116830825806},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3389712870121002},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14525049924850464},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07352590560913086}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.863472580909729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7860201597213745},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7613938450813293},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5415977835655212},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5192970633506775},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4740219712257385},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4694965183734894},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.44569116830825806},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3389712870121002},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14525049924850464},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07352590560913086},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3569052.3578923","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3578923","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578923","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3569052.3578923","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3578923","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578923","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4353031976.pdf","grobid_xml":"https://content.openalex.org/works/W4353031976.grobid-xml"},"referenced_works_count":48,"referenced_works":["https://openalex.org/W2261448","https://openalex.org/W60686164","https://openalex.org/W1922167881","https://openalex.org/W1969811075","https://openalex.org/W2020461489","https://openalex.org/W2021411243","https://openalex.org/W2058407220","https://openalex.org/W2097189804","https://openalex.org/W2111104699","https://openalex.org/W2114796612","https://openalex.org/W2115071856","https://openalex.org/W2118020555","https://openalex.org/W2125831674","https://openalex.org/W2128096722","https://openalex.org/W2132693178","https://openalex.org/W2138209363","https://openalex.org/W2141746747","https://openalex.org/W2148777220","https://openalex.org/W2150566603","https://openalex.org/W2150593711","https://openalex.org/W2151983530","https://openalex.org/W2154462472","https://openalex.org/W2156951827","https://openalex.org/W2160181657","https://openalex.org/W2162877164","https://openalex.org/W2167190617","https://openalex.org/W2346205343","https://openalex.org/W2533058543","https://openalex.org/W2884307971","https://openalex.org/W2909290526","https://openalex.org/W2945592068","https://openalex.org/W3005126554","https://openalex.org/W3013899498","https://openalex.org/W3040394052","https://openalex.org/W3117967161","https://openalex.org/W3140720939","https://openalex.org/W3141595720","https://openalex.org/W3157123286","https://openalex.org/W3171752851","https://openalex.org/W4231171283","https://openalex.org/W4233028387","https://openalex.org/W4236601256","https://openalex.org/W4248181708","https://openalex.org/W4280492458","https://openalex.org/W4321649050","https://openalex.org/W6656695887","https://openalex.org/W6676179485","https://openalex.org/W6794906499"],"related_works":["https://openalex.org/W2181385951","https://openalex.org/W1727049600","https://openalex.org/W1481897060","https://openalex.org/W2183812348","https://openalex.org/W2742852324","https://openalex.org/W4249014856","https://openalex.org/W2743305891","https://openalex.org/W1483017465","https://openalex.org/W4313890168","https://openalex.org/W2171793444"],"abstract_inverted_index":{"Macro":[0],"placement":[1,63],"is":[2,79],"a":[3,24,29,46,52,84,97],"critical":[4],"very":[5],"large-scale":[6],"integration":[7],"(VLSI)":[8],"physical":[9],"design":[10,16,85,119],"problem":[11],"that":[12,26],"significantly":[13],"impacts":[14],"the":[15,61,106],"power-performance-area":[17],"(PPA)":[18],"metrics.":[19],"This":[20,103],"paper":[21],"proposes":[22],"AutoDMP,":[23],"methodology":[25],"leverages":[27],"DREAMPlace,":[28],"GPU-accelerated":[30,112],"placer,":[31],"to":[32,69],"place":[33],"macros":[34,92],"and":[35,75,90,108,114],"standard":[36],"cells":[37,89],"concurrently":[38],"in":[39,93],"conjunction":[40],"with":[41,86],"automated":[42],"parameter":[43],"tuning":[44],"using":[45],"multi-objective":[47],"hyperparameter":[48],"optimization":[49],"technique.":[50],"As":[51],"result,":[53],"we":[54],"can":[55],"generate":[56],"high-quality":[57],"predictable":[58],"solutions,":[59],"improving":[60],"macro":[62],"quality":[64],"of":[65,110],"academic":[66,74],"benchmarks":[67],"compared":[68],"baseline":[70],"results":[71],"generated":[72],"from":[73],"commercial":[76],"tools.":[77],"AutoDMP":[78],"also":[80],"computationally":[81],"efficient,":[82],"optimizing":[83],"2.7":[87],"million":[88],"320":[91],"3":[94],"hours":[95],"on":[96],"single":[98],"NVIDIA":[99],"DGX":[100],"Station":[101],"A100.":[102],"work":[104],"demonstrates":[105],"promise":[107],"potential":[109],"combining":[111],"algorithms":[113],"ML":[115],"techniques":[116],"for":[117],"VLSI":[118],"automation.":[120]},"counts_by_year":[{"year":2026,"cited_by_count":8},{"year":2025,"cited_by_count":19},{"year":2024,"cited_by_count":13},{"year":2023,"cited_by_count":6}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2023-03-23T00:00:00"}