{"id":"https://openalex.org/W4353031990","doi":"https://doi.org/10.1145/3569052.3578915","title":"Analog Layout Automation On Advanced Process Technologies","display_name":"Analog Layout Automation On Advanced Process Technologies","publication_year":2023,"publication_date":"2023-03-22","ids":{"openalex":"https://openalex.org/W4353031990","doi":"https://doi.org/10.1145/3569052.3578915"},"language":"en","primary_location":{"id":"doi:10.1145/3569052.3578915","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3578915","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578915","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578915","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055160439","display_name":"Soner Yaldiz","orcid":"https://orcid.org/0000-0002-0715-0859"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Soner Yaldiz","raw_affiliation_strings":["Intel, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-0715-0859","affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5055160439"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.5405,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47846776,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6622111201286316},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6494957208633423},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5476415157318115},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4455717206001282},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4390562176704407},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43652328848838806},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.412079781293869},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.391726553440094},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3886728584766388},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3482350707054138},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26120907068252563}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6622111201286316},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6494957208633423},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5476415157318115},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4455717206001282},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4390562176704407},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43652328848838806},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.412079781293869},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.391726553440094},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3886728584766388},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3482350707054138},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26120907068252563},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3569052.3578915","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3578915","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578915","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3569052.3578915","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3578915","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578915","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G2277698948","display_name":null,"funder_award_id":"N660011824048","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4353031990.pdf","grobid_xml":"https://content.openalex.org/works/W4353031990.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W2503562753","https://openalex.org/W2964620109","https://openalex.org/W3108107800","https://openalex.org/W4312036213","https://openalex.org/W4313340689"],"related_works":["https://openalex.org/W3154683910","https://openalex.org/W1846734616","https://openalex.org/W1657880117","https://openalex.org/W4312076519","https://openalex.org/W2066877376","https://openalex.org/W4318224782","https://openalex.org/W4313341368","https://openalex.org/W2945462300","https://openalex.org/W3097018712","https://openalex.org/W2143578091"],"abstract_inverted_index":{"Despite":[0],"the":[1,6,70,125,139,165,180],"digitization":[2],"of":[3,57,91,102],"analog":[4,18],"and":[5,19,33,41,49,76,83,105,157],"disaggregated":[7],"silicon":[8],"trends,":[9],"high-volume":[10],"or":[11,63,94,134],"high-performance":[12,93],"system-on-chip":[13],"(SoC)":[14],"designs":[15],"integrate":[16],"numerous":[17],"mixed-signal":[20],"(AMS)":[21],"intellectual":[22],"property":[23],"(IP)":[24],"blocks":[25,59,130,146],"including":[26],"voltage":[27,40,50],"regulators,":[28],"clock":[29,47],"generators,":[30],"sensors,":[31],"memory":[32],"other":[34],"interfaces.":[35],"For":[36],"example,":[37],"fine-grain":[38],"dynamic":[39],"frequency":[42],"scaling":[43],"requires":[44],"a":[45,92,95,109,116,121,153],"dedicated":[46],"generator":[48],"regulator":[51],"per":[52],"compute":[53],"unit.":[54],"The":[55,89],"design":[56,80,126],"these":[58,129],"in":[60,124,168],"advanced":[61],"FinFET":[62],"GAAFET":[64],"technologies":[65,133,190],"is":[66,114,147,158],"challenging":[67],"due":[68],"to":[69,163],"i)":[71],"increasing":[72],"gap":[73],"between":[74],"schematic":[75],"post-layout":[77],"simulation,":[78],"ii)":[79],"rule":[81],"complexity,":[82],"iii)":[84],"strict":[85],"reliability":[86],"rules":[87],"[1].":[88],"convergence":[90],"high-power":[96],"block":[97],"may":[98],"require":[99],"multiple":[100],"iterations":[101],"circuit":[103],"sizing":[104],"layout":[106],"changes.":[107],"As":[108],"result,":[110],"physical":[111],"design,":[112],"which":[113],"primarily":[115],"manual":[117],"effort,":[118],"has":[119],"become":[120],"key":[122],"bottleneck":[123],"process.":[127],"Migrating":[128],"across":[131],"process":[132,135,189],"variants":[136],"only":[137],"exacerbates":[138],"problem.":[140],"Layout":[141],"synthesis":[142],"for":[143,183],"AMS":[144],"IP":[145],"an":[148],"on-going":[149],"research":[150],"problem":[151],"with":[152],"long":[154],"history":[155],"[2]":[156],"gaining":[159],"more":[160],"attention":[161],"recently":[162],"leverage":[164],"latest":[166],"advances":[167],"machine":[169],"learning":[170],"[3].":[171],"Yet":[172],"neither":[173],"template":[174],"nor":[175],"optimization-based":[176],"approaches":[177],"have":[178],"reduced":[179],"burden":[181],"significantly":[182],"high":[184],"performance":[185],"products":[186],"on":[187],"leading":[188]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}