{"id":"https://openalex.org/W4353031958","doi":"https://doi.org/10.1145/3569052.3578912","title":"GPU Acceleration in Physical Synthesis","display_name":"GPU Acceleration in Physical Synthesis","publication_year":2023,"publication_date":"2023-03-22","ids":{"openalex":"https://openalex.org/W4353031958","doi":"https://doi.org/10.1145/3569052.3578912"},"language":"en","primary_location":{"id":"doi:10.1145/3569052.3578912","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3578912","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578912","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578912","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Evangeline F.Y. Young","raw_affiliation_strings":["The Chinese University of Hong Kong, New Territories, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0003-0623-1590","affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, New Territories, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5070795253"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"167","last_page":"167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8373527526855469},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6473039388656616},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6230261325836182},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.619455099105835},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.605670154094696},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.5460935831069946},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.5203839540481567},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5067229866981506},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4708927273750305},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4471844434738159},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4427494406700134},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.42260491847991943},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26046204566955566},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2064412236213684},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12208044528961182}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8373527526855469},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6473039388656616},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6230261325836182},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.619455099105835},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.605670154094696},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.5460935831069946},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5203839540481567},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5067229866981506},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4708927273750305},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4471844434738159},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4427494406700134},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.42260491847991943},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26046204566955566},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2064412236213684},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12208044528961182},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3569052.3578912","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3578912","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578912","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3569052.3578912","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3578912","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3578912","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4353031958.pdf","grobid_xml":"https://content.openalex.org/works/W4353031958.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2181385951","https://openalex.org/W1727049600","https://openalex.org/W1481897060","https://openalex.org/W2183812348","https://openalex.org/W2742852324","https://openalex.org/W2171793444","https://openalex.org/W1483017465","https://openalex.org/W4313890168","https://openalex.org/W3173072440","https://openalex.org/W2743305891"],"abstract_inverted_index":{"Placement":[0],"and":[1,18,29,45,103,122],"routing":[2,104],"are":[3],"essential":[4],"steps":[5],"in":[6,101,125],"physical":[7,27,35,57],"synthesis":[8,28,58],"of":[9,16,26,42,88,96,116],"VLSI":[10],"designs.":[11],"Modern":[12],"circuits":[13],"contain":[14],"billions":[15],"cells":[17],"nets,":[19],"which":[20],"significantly":[21],"increases":[22],"the":[23,39,114],"computational":[24,46,123],"complexity":[25],"brings":[30],"big":[31],"challenges":[32],"to":[33,53,72,118],"leading-edge":[34],"design":[36],"tools.":[37],"With":[38],"fast":[40],"development":[41],"GPU":[43,77,117],"architecture":[44],"power,":[47],"it":[48],"becomes":[49],"an":[50],"important":[51],"direction":[52],"explore":[54],"speeding":[55],"up":[56],"with":[59,76,85],"massive":[60],"parallelism":[61],"on":[62,83],"GPU.":[63,106],"In":[64],"this":[65],"talk,":[66],"we":[67],"will":[68,91,108],"look":[69],"into":[70],"opportunities":[71],"improve":[73,119],"EDA":[74,80,128],"algorithms":[75,100],"acceleration.":[78],"Traditional":[79],"tools":[81],"run":[82],"CPU":[84],"limited":[86],"degree":[87],"parallelism.":[89],"We":[90,107],"investigate":[92],"a":[93],"few":[94],"examples":[95],"accelerating":[97],"some":[98],"classical":[99],"placement":[102],"using":[105],"see":[109],"how":[110],"one":[111],"can":[112],"leverage":[113],"power":[115],"both":[120],"quality":[121],"time":[124],"solving":[126],"these":[127],"problems.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}