{"id":"https://openalex.org/W4353032000","doi":"https://doi.org/10.1145/3569052.3571881","title":"DREAMPlaceFPGA-PL","display_name":"DREAMPlaceFPGA-PL","publication_year":2023,"publication_date":"2023-03-22","ids":{"openalex":"https://openalex.org/W4353032000","doi":"https://doi.org/10.1145/3569052.3571881"},"language":"en","primary_location":{"id":"doi:10.1145/3569052.3571881","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3571881","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3571881","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3571881","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052240267","display_name":"Rachel Selina Rajarathnam","orcid":"https://orcid.org/0000-0001-6383-9709"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rachel Selina Rajarathnam","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0001-6383-9709","affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064149958","display_name":"Zixuan Jiang","orcid":"https://orcid.org/0000-0001-6180-6487"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zixuan Jiang","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0001-6180-6487","affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044099321","display_name":"Mahesh A. Iyer","orcid":"https://orcid.org/0000-0002-1045-0019"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahesh A. Iyer","raw_affiliation_strings":["The University of Texas at Austin, San Jose, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-1045-0019","affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, San Jose, CA, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["The University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-5705-2501","affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9817,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74581718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"175","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7940883636474609},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7105394601821899},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7021340727806091},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6976791024208069},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.6646584868431091},{"id":"https://openalex.org/keywords/legalization","display_name":"Legalization","score":0.5192354321479797},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.4257628321647644},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.4256131649017334},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3743043541908264},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3492897152900696},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32269418239593506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23241132497787476},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0996045470237732}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7940883636474609},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7105394601821899},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7021340727806091},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6976791024208069},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.6646584868431091},{"id":"https://openalex.org/C2778506969","wikidata":"https://www.wikidata.org/wiki/Q940525","display_name":"Legalization","level":2,"score":0.5192354321479797},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.4257628321647644},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.4256131649017334},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3743043541908264},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3492897152900696},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32269418239593506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23241132497787476},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0996045470237732},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3569052.3571881","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3571881","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3571881","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3569052.3571881","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3569052.3571881","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3569052.3571881","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 International Symposium on Physical Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.7699999809265137,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320310620","display_name":"University of Texas at Austin","ror":"https://ror.org/00hj54h04"},{"id":"https://openalex.org/F4320316785","display_name":"VMware","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4353032000.pdf","grobid_xml":"https://content.openalex.org/works/W4353032000.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W1984142551","https://openalex.org/W2328615082","https://openalex.org/W2626482350","https://openalex.org/W2738078952","https://openalex.org/W2770762651","https://openalex.org/W2884307971","https://openalex.org/W2897282114","https://openalex.org/W2897505503","https://openalex.org/W2988212920","https://openalex.org/W2997871849","https://openalex.org/W3033033241","https://openalex.org/W3036696276","https://openalex.org/W3125127664","https://openalex.org/W3130437014","https://openalex.org/W4210258659","https://openalex.org/W4213079971","https://openalex.org/W4233756358","https://openalex.org/W6633999331"],"related_works":["https://openalex.org/W181044676","https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2376987616","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W4292794827","https://openalex.org/W4224939635"],"abstract_inverted_index":{"Placement":[0],"plays":[1],"a":[2,103,135,143],"pivotal":[3],"and":[4,40,65,74,87,99,133],"strategic":[5],"role":[6],"in":[7,21,62],"the":[8,14,18,22,25,28,48,95,125,148],"FPGA":[9,63],"implementation":[10],"flow":[11],"to":[12,138],"allocate":[13],"physical":[15,57],"locations":[16],"of":[17,71,97],"heterogeneous":[19,116],"instances":[20,35],"design.":[23],"Among":[24],"placement":[26,75,82,86,137],"stages,":[27],"packing":[29,98,132],"or":[30],"clustering":[31],"stage":[32,53],"groups":[33],"logic":[34,72],"like":[36],"look-up":[37],"tables":[38],"(LUTs)":[39],"flip-flops":[41],"(FFs)":[42],"that":[43,118],"could":[44],"be":[45],"placed":[46],"on":[47,102,142,147],"same":[49],"site.":[50],"The":[51],"legalization":[52,100],"determines":[54],"all":[55],"instances'":[56],"site":[58],"locations.":[59],"With":[60],"advances":[61],"architecture":[64],"technology":[66],"nodes,":[67],"designs":[68],"contain":[69],"millions":[70],"instances,":[73],"algorithms":[76,129],"must":[77],"scale":[78],"accordingly.":[79],"While":[80],"other":[81],"stages":[83,101],"-":[84],"global":[85],"detailed":[88],"placement,":[89],"have":[90],"been":[91],"accelerated":[92],"using":[93],"GPUs,":[94],"acceleration":[96],"GPU":[104,120],"remains":[105],"largely":[106],"unexplored.":[107],"This":[108],"work":[109],"presents":[110],"DREAMPlaceFPGA-PL,":[111],"an":[112],"open-source":[113],"packer-legalizer":[114],"for":[115,121,131],"FPGAs":[117],"employs":[119],"acceleration.":[122,155],"We":[123],"revise":[124],"existing":[126],"consensus-based":[127],"parallel":[128],"employed":[130],"legalizing":[134],"flat":[136],"obtain":[139],"further":[140],"speedup":[141],"GPU.":[144],"Our":[145],"experiments":[146],"ISPD'2016":[149],"benchmarks":[150],"demonstrate":[151],"more":[152],"than":[153],"2\u00d7":[154]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2023-03-23T00:00:00"}