{"id":"https://openalex.org/W4303984403","doi":"https://doi.org/10.1145/3567429","title":"Fixed-point FPGA Implementation of the FFT Accumulation Method for Real-time Cyclostationary Analysis","display_name":"Fixed-point FPGA Implementation of the FFT Accumulation Method for Real-time Cyclostationary Analysis","publication_year":2022,"publication_date":"2022-10-10","ids":{"openalex":"https://openalex.org/W4303984403","doi":"https://doi.org/10.1145/3567429"},"language":"en","primary_location":{"id":"doi:10.1145/3567429","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3567429","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034475013","display_name":"Carol Jingyi Li","orcid":"https://orcid.org/0000-0001-7638-6323"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"The University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Carol Jingyi Li","raw_affiliation_strings":["The University of Sydney, Faculty of Engineering, School of Electrical and Information Engineering, Australia"],"raw_orcid":"https://orcid.org/0000-0001-7638-6323","affiliations":[{"raw_affiliation_string":"The University of Sydney, Faculty of Engineering, School of Electrical and Information Engineering, Australia","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083911874","display_name":"Xiangwei Li","orcid":"https://orcid.org/0000-0002-1963-6354"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Xiangwei Li","raw_affiliation_strings":["Nanyang Technological University, School of Computer Science and Engineering, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-1963-6354","affiliations":[{"raw_affiliation_string":"Nanyang Technological University, School of Computer Science and Engineering, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060393103","display_name":"Binglei Lou","orcid":"https://orcid.org/0000-0003-4662-1892"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"The University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Binglei Lou","raw_affiliation_strings":["The University of Sydney, Faculty of Engineering, School of Electrical and Information Engineering, Australia"],"raw_orcid":"https://orcid.org/0000-0003-4662-1892","affiliations":[{"raw_affiliation_string":"The University of Sydney, Faculty of Engineering, School of Electrical and Information Engineering, Australia","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101410599","display_name":"Craig Jin","orcid":"https://orcid.org/0000-0003-4636-753X"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"The University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Craig T. Jin","raw_affiliation_strings":["The University of Sydney, Faculty of Engineering, School of Electrical and Information Engineering, Australia"],"raw_orcid":"https://orcid.org/0000-0003-4636-753X","affiliations":[{"raw_affiliation_string":"The University of Sydney, Faculty of Engineering, School of Electrical and Information Engineering, Australia","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040792997","display_name":"David Boland","orcid":"https://orcid.org/0000-0001-5370-4464"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"The University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"David Boland","raw_affiliation_strings":["The University of Sydney, Faculty of Engineering, School of Electrical and Information Engineering, Australia"],"raw_orcid":"https://orcid.org/0000-0001-5370-4464","affiliations":[{"raw_affiliation_string":"The University of Sydney, Faculty of Engineering, School of Electrical and Information Engineering, Australia","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"The University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Philip H. W. Leong","raw_affiliation_strings":["The University of Sydney, The University of Sydney Nano Institute, Faculty of Engineering, School of Electrical and Information Engineering, Australia"],"raw_orcid":"https://orcid.org/0000-0002-3923-3499","affiliations":[{"raw_affiliation_string":"The University of Sydney, The University of Sydney Nano Institute, Faculty of Engineering, School of Electrical and Information Engineering, Australia","institution_ids":["https://openalex.org/I129604602"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7386,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.69338702,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"16","issue":"3","first_page":"1","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.8082425594329834},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8018288612365723},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6704416275024414},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5412437915802002},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5182428359985352},{"id":"https://openalex.org/keywords/cyclostationary-process","display_name":"Cyclostationary process","score":0.46543872356414795},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4507191777229309},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4481988847255707},{"id":"https://openalex.org/keywords/graphics-processing-unit","display_name":"Graphics processing unit","score":0.43879014253616333},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.42827939987182617},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2622668147087097}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.8082425594329834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8018288612365723},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6704416275024414},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5412437915802002},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5182428359985352},{"id":"https://openalex.org/C178351263","wikidata":"https://www.wikidata.org/wiki/Q3922399","display_name":"Cyclostationary process","level":3,"score":0.46543872356414795},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4507191777229309},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4481988847255707},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.43879014253616333},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.42827939987182617},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2622668147087097},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3567429","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3567429","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W568232992","https://openalex.org/W1881855544","https://openalex.org/W2006366850","https://openalex.org/W2046758955","https://openalex.org/W2051197024","https://openalex.org/W2060365990","https://openalex.org/W2116457356","https://openalex.org/W2130185419","https://openalex.org/W2161449560","https://openalex.org/W2170142399","https://openalex.org/W2343695530","https://openalex.org/W2513406307","https://openalex.org/W2585416310","https://openalex.org/W2941814611","https://openalex.org/W2979011527","https://openalex.org/W4244748642","https://openalex.org/W4283798585"],"related_works":["https://openalex.org/W2291943064","https://openalex.org/W1541328753","https://openalex.org/W2209727271","https://openalex.org/W2027176516","https://openalex.org/W2348330046","https://openalex.org/W2141978748","https://openalex.org/W2565862224","https://openalex.org/W2055020045","https://openalex.org/W2147073383","https://openalex.org/W2154903817"],"abstract_inverted_index":{"The":[0,99],"spectral":[1],"correlation":[2],"density":[3],"(SCD)":[4],"is":[5,80,118,154,179],"an":[6,114,155,161],"important":[7],"tool":[8],"in":[9,43,60],"cyclostationary":[10],"signal":[11],"detection":[12],"and":[13,57,88,105,145],"classification.":[14],"Even":[15],"using":[16,77],"efficient":[17],"techniques":[18],"based":[19],"on":[20,120,135],"the":[21,32,45,53,64,72,102,132,136],"fast":[22],"Fourier":[23],"transform":[24],"(FFT),":[25],"real-time":[26],"implementations":[27,62],"are":[28,108],"challenging":[29],"because":[30],"of":[31,63,131,150,157,172,182],"high":[33],"computational":[34,40],"complexity.":[35],"A":[36,67],"key":[37],"dimension":[38],"for":[39,86],"optimization":[41],"lies":[42],"minimizing":[44],"wordlength":[46,56],"employed.":[47],"In":[48,170],"this":[49],"article,":[50],"we":[51],"analyze":[52],"relationship":[54],"between":[55,101],"signal-to-quantization":[58],"noise":[59],"fixed-point":[61,78],"SCD":[65,69],"function.":[66],"canonical":[68],"estimation":[70],"algorithm,":[71],"FFT":[73],"accumulation":[74],"method":[75],"(FAM)":[76],"arithmetic,":[79],"studied.":[81],"We":[82],"derive":[83],"closed-form":[84],"expressions":[85],"SQNR":[87,104],"compare":[89],"them":[90],"at":[91],"wordlengths":[92],"ranging":[93],"from":[94],"14":[95],"to":[96],"26":[97],"bits.":[98],"differences":[100],"calculated":[103],"bit-exact":[106],"simulations":[107],"less":[109,128],"than":[110,129],"1":[111],"dB.":[112],"Furthermore,":[113],"HLS-based":[115],"FPGA":[116,188],"design":[117],"implemented":[119],"a":[121,147,180,185],"Xilinx":[122],"Zynq":[123],"UltraScale+":[124],"XCZU28DR-2FFVG1517E":[125],"RFSoC.":[126],"Using":[127],"25%":[130],"logic":[133],"fabric":[134],"device,":[137],"it":[138,174],"consumes":[139],"7.7":[140],"W":[141],"total":[142],"on-chip":[143],"power":[144,148],"has":[146],"efficiency":[149],"12.4":[151],"GOPS/W,":[152],"which":[153,178],"order":[156],"magnitude":[158],"improvement":[159],"over":[160,184],"Nvidia":[162],"Tesla":[163],"K40":[164],"graphics":[165],"processing":[166],"unit":[167],"(GPU)":[168],"implementation.":[169,189],"terms":[171],"throughput,":[173],"achieves":[175],"50":[176],"MS/sec,":[177],"speedup":[181],"1.6":[183],"recent":[186],"optimized":[187]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}