{"id":"https://openalex.org/W4318685315","doi":"https://doi.org/10.1145/3566097.3567916","title":"A Flexible ASIC-Oriented Design for a Full NTRU Accelerator","display_name":"A Flexible ASIC-Oriented Design for a Full NTRU Accelerator","publication_year":2023,"publication_date":"2023-01-16","ids":{"openalex":"https://openalex.org/W4318685315","doi":"https://doi.org/10.1145/3566097.3567916"},"language":"en","primary_location":{"id":"doi:10.1145/3566097.3567916","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3566097.3567916","pdf_url":null,"source":{"id":"https://openalex.org/S4363608968","display_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021884192","display_name":"Francesco Antognazza","orcid":"https://orcid.org/0000-0003-3480-486X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Antognazza","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061596244","display_name":"Alessandro Barenghi","orcid":"https://orcid.org/0000-0003-0840-6358"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Barenghi","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059940813","display_name":"Gerardo Pelosi","orcid":"https://orcid.org/0000-0002-3812-5429"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gerardo Pelosi","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081958048","display_name":"Ruggero Susella","orcid":"https://orcid.org/0000-0002-5700-2811"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ruggero Susella","raw_affiliation_strings":["STMicrolectronics S.r.l., Agrate Brianza (MB), Italy"],"affiliations":[{"raw_affiliation_string":"STMicrolectronics S.r.l., Agrate Brianza (MB), Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021884192"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":1.1072,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.76883385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"591","last_page":"597"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ntru","display_name":"NTRU","score":0.9487390518188477},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.794914960861206},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7154049873352051},{"id":"https://openalex.org/keywords/cryptosystem","display_name":"Cryptosystem","score":0.6492528915405273},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.584989070892334},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5587639212608337},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.5080626010894775},{"id":"https://openalex.org/keywords/public-key-cryptography","display_name":"Public-key cryptography","score":0.4890778660774231},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.46202975511550903},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4326740503311157},{"id":"https://openalex.org/keywords/post-quantum-cryptography","display_name":"Post-quantum cryptography","score":0.428204208612442},{"id":"https://openalex.org/keywords/standardization","display_name":"Standardization","score":0.4148627519607544},{"id":"https://openalex.org/keywords/key-encapsulation","display_name":"Key encapsulation","score":0.41378918290138245},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.40279167890548706},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38974475860595703},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.3367134928703308},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16855117678642273},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.15687215328216553},{"id":"https://openalex.org/keywords/symmetric-key-algorithm","display_name":"Symmetric-key algorithm","score":0.1334473192691803},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08072996139526367}],"concepts":[{"id":"https://openalex.org/C122368425","wikidata":"https://www.wikidata.org/wiki/Q6955493","display_name":"NTRU","level":4,"score":0.9487390518188477},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.794914960861206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7154049873352051},{"id":"https://openalex.org/C6295992","wikidata":"https://www.wikidata.org/wiki/Q976521","display_name":"Cryptosystem","level":3,"score":0.6492528915405273},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.584989070892334},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5587639212608337},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.5080626010894775},{"id":"https://openalex.org/C203062551","wikidata":"https://www.wikidata.org/wiki/Q201339","display_name":"Public-key cryptography","level":3,"score":0.4890778660774231},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.46202975511550903},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4326740503311157},{"id":"https://openalex.org/C108277079","wikidata":"https://www.wikidata.org/wiki/Q7233576","display_name":"Post-quantum cryptography","level":4,"score":0.428204208612442},{"id":"https://openalex.org/C188087704","wikidata":"https://www.wikidata.org/wiki/Q369577","display_name":"Standardization","level":2,"score":0.4148627519607544},{"id":"https://openalex.org/C35181327","wikidata":"https://www.wikidata.org/wiki/Q6398156","display_name":"Key encapsulation","level":5,"score":0.41378918290138245},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.40279167890548706},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38974475860595703},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.3367134928703308},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16855117678642273},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.15687215328216553},{"id":"https://openalex.org/C65302260","wikidata":"https://www.wikidata.org/wiki/Q327675","display_name":"Symmetric-key algorithm","level":4,"score":0.1334473192691803},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08072996139526367}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3566097.3567916","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3566097.3567916","pdf_url":null,"source":{"id":"https://openalex.org/S4363608968","display_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1231207","is_oa":false,"landing_page_url":"https://dl.acm.org/doi/abs/10.1145/3566097.3567916","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2741854956","https://openalex.org/W2752061190","https://openalex.org/W4226075590"],"related_works":["https://openalex.org/W3099266986","https://openalex.org/W2556463690","https://openalex.org/W13509852","https://openalex.org/W4385711271","https://openalex.org/W4226489210","https://openalex.org/W4376622261","https://openalex.org/W3212142976","https://openalex.org/W4280589839","https://openalex.org/W3185408664","https://openalex.org/W4240339612"],"abstract_inverted_index":{"Post-quantum":[0],"cryptosystems":[1],"are":[2],"the":[3,18,50,62,66,88,94,97,102,137,152],"subject":[4],"of":[5,53,68,96,104],"a":[6,27,41,112,129],"significant":[7],"research":[8],"effort,":[9],"witnessed":[10],"by":[11],"various":[12],"international":[13],"standardization":[14],"competitions.":[15],"Among":[16],"them,":[17],"NTRU":[19,138],"Key":[20],"Encapsulation":[21],"Mechanism":[22],"has":[23],"been":[24],"recognized":[25],"as":[26],"secure,":[28],"patent-free,":[29],"and":[30,99,109,128],"efficient":[31,55],"public":[32],"key":[33],"encryption":[34],"scheme.":[35],"In":[36],"this":[37],"work,":[38],"we":[39,59,100],"perform":[40],"design":[42,67,86,120,145],"space":[43],"exploration":[44],"on":[45,61,136],"an":[46,54,122],"FPGA":[47,90],"target,":[48],"with":[49,71,82,111],"final":[51],"goal":[52],"ASIC":[56,105],"realization.":[57],"Specifically,":[58],"focus":[60],"possible":[63],"choices":[64],"for":[65],"polynomial":[69],"multipliers":[70],"different":[72],"memory":[73],"bus":[74],"widths":[75],"to":[76,126,133],"trade-off":[77],"lower":[78],"clock":[79],"cycle":[80],"counts":[81],"larger":[83],"interconnections.":[84],"Our":[85,118],"outperforms":[87],"best":[89],"synthesis":[91],"results":[92,103],"at":[93],"state":[95],"art,":[98],"report":[101],"syntheses":[106],"minimizing":[107],"latency":[108],"area":[110,150],"40nm":[113],"industrial":[114],"grade":[115],"technology":[116],"library.":[117],"speed-oriented":[119],"computes":[121],"encapsulation":[123],"in":[124,131],"4.1":[125],"10.2\u03bcs":[127],"decapsulation":[130],"7.1":[132],"11.7\u03bcs,":[134],"depending":[135],"security":[139],"level,":[140],"while":[141],"our":[142],"most":[143],"compact":[144],"only":[146],"takes":[147],"20%":[148],"more":[149],"than":[151],"underlying":[153],"SHA-3":[154],"hash":[155],"module.":[156]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2023-02-01T00:00:00"}