{"id":"https://openalex.org/W4318684556","doi":"https://doi.org/10.1145/3566097.3567897","title":"An Integrated Circuit Partitioning and TDM Assignment Optimization Framework for Multi-FPGA Systems","display_name":"An Integrated Circuit Partitioning and TDM Assignment Optimization Framework for Multi-FPGA Systems","publication_year":2023,"publication_date":"2023-01-16","ids":{"openalex":"https://openalex.org/W4318684556","doi":"https://doi.org/10.1145/3566097.3567897"},"language":"en","primary_location":{"id":"doi:10.1145/3566097.3567897","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3566097.3567897","pdf_url":null,"source":{"id":"https://openalex.org/S4363608968","display_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049129612","display_name":"Daniel Zheng","orcid":"https://orcid.org/0009-0006-4523-6262"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Dan Zheng","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong SAR"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong SAR","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline F. Y. Young","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong SAR"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong SAR","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049129612"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":1.0211,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73708381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"522","last_page":"528"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9116485118865967},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.8084737658500671},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6895365715026855},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5990369319915771},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4422887861728668},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3324427008628845},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32399100065231323},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3214242458343506},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11514902114868164}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9116485118865967},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.8084737658500671},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6895365715026855},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5990369319915771},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4422887861728668},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3324427008628845},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32399100065231323},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3214242458343506},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11514902114868164}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3566097.3567897","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3566097.3567897","pdf_url":null,"source":{"id":"https://openalex.org/S4363608968","display_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1992578807","https://openalex.org/W2023428606","https://openalex.org/W2033685698","https://openalex.org/W2113247137","https://openalex.org/W2789489838","https://openalex.org/W2899799513","https://openalex.org/W3011427649","https://openalex.org/W3034300466","https://openalex.org/W3083156191","https://openalex.org/W3213962700","https://openalex.org/W6669537989"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W4318684556","https://openalex.org/W431360389","https://openalex.org/W2351041855","https://openalex.org/W1998182654","https://openalex.org/W2258948885","https://openalex.org/W2570254841","https://openalex.org/W181065026","https://openalex.org/W2187051616"],"abstract_inverted_index":{"In":[0,47],"multi-FPGA":[1],"systems,":[2],"Time-Division":[3],"Multiplexing":[4],"(TDM)":[5],"is":[6,68,84],"a":[7,16,60,64],"widely":[8],"used":[9],"method":[10,83],"for":[11,91],"transferring":[12],"multiple":[13],"signals":[14],"over":[15],"common":[17],"wire.":[18,46],"The":[19],"circuit":[20],"performance":[21],"will":[22],"be":[23],"significantly":[24,108],"influenced":[25],"by":[26,35],"this":[27,48],"inter-FPGA":[28,31,56,93],"delay.":[29],"Some":[30],"nets":[32],"are":[33],"driven":[34],"different":[36],"clocks,":[37],"in":[38],"which":[39],"case":[40],"they":[41],"cannot":[42],"share":[43],"the":[44,52,72,104],"same":[45],"paper,":[49],"to":[50,70,87],"minimize":[51,71],"maximum":[53,73,105],"delay":[54],"of":[55],"nets,":[57],"we":[58],"propose":[59],"two-step":[61],"framework.":[62],"First,":[63],"TDM-aware":[65],"partitioning":[66],"algorithm":[67,101],"adopted":[69],"cut":[74],"size":[75],"between":[76],"an":[77],"FPGA-pair.":[78],"A":[79],"TDM":[80,89,106],"ratio":[81,90,107],"assignment":[82],"then":[85],"applied":[86],"assign":[88],"each":[92],"net":[94],"optimally.":[95],"Experimental":[96],"results":[97],"show":[98],"that":[99],"our":[100],"can":[102],"reduce":[103],"within":[109],"reasonable":[110],"runtime.":[111]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}