{"id":"https://openalex.org/W4318684513","doi":"https://doi.org/10.1145/3566097.3567892","title":"Iris","display_name":"Iris","publication_year":2023,"publication_date":"2023-01-16","ids":{"openalex":"https://openalex.org/W4318684513","doi":"https://doi.org/10.1145/3566097.3567892"},"language":"en","primary_location":{"id":"doi:10.1145/3566097.3567892","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3566097.3567892","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3566097.3567892","source":{"id":"https://openalex.org/S4363608968","display_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3566097.3567892","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034465540","display_name":"Stephanie Soldavini","orcid":"https://orcid.org/0000-0001-7379-8007"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Stephanie Soldavini","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072400487","display_name":"Christian Pilato","orcid":"https://orcid.org/0000-0001-9315-1788"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Christian Pilato","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034465540"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.5434,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52112676,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"172","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8435420393943787},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6438708901405334},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5638107061386108},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5391526222229004},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4954785108566284},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4813033640384674},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4771439731121063},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4347043037414551},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43016886711120605},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.33435359597206116},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3089626431465149},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2581248879432678}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8435420393943787},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6438708901405334},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5638107061386108},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5391526222229004},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4954785108566284},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4813033640384674},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4771439731121063},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4347043037414551},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43016886711120605},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.33435359597206116},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3089626431465149},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2581248879432678},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3566097.3567892","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3566097.3567892","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3566097.3567892","source":{"id":"https://openalex.org/S4363608968","display_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1249622","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1249622","pdf_url":"https://re.public.polimi.it/bitstream/11311/1249622/1/_ASPDAC__Bus_Packing_Camera_Ready.pdf","source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"doi:10.1145/3566097.3567892","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3566097.3567892","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3566097.3567892","source":{"id":"https://openalex.org/S4363608968","display_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5141416053","display_name":null,"funder_award_id":"957269","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4318684513.pdf"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W2047379384","https://openalex.org/W2067297441","https://openalex.org/W2522116871","https://openalex.org/W2797660040","https://openalex.org/W2962929233","https://openalex.org/W2999537838","https://openalex.org/W3133347161","https://openalex.org/W3186292924","https://openalex.org/W3204425029","https://openalex.org/W4211113317","https://openalex.org/W4230551151","https://openalex.org/W4252554717","https://openalex.org/W4288375488","https://openalex.org/W4296131215"],"related_works":["https://openalex.org/W1997955449","https://openalex.org/W2473740624","https://openalex.org/W2995926156","https://openalex.org/W2063534976","https://openalex.org/W2284838239","https://openalex.org/W2031026393","https://openalex.org/W2904665340","https://openalex.org/W2032481488","https://openalex.org/W2337452330","https://openalex.org/W3147787617"],"abstract_inverted_index":{"Optimizing":[0],"data":[1,16,21,41,59,67,109,115,154],"movements":[2],"is":[3,103],"becoming":[4],"one":[5],"of":[6,168],"the":[7,37,82,92,100,108,119,125,133,142,169],"biggest":[8],"challenges":[9],"in":[10,35,71],"heterogeneous":[11],"computing":[12],"to":[13,79,148,184],"cope":[14],"with":[15,57],"deluge":[17],"and,":[18],"consequently,":[19],"big":[20],"applications.":[22],"When":[23],"creating":[24],"specialized":[25],"accelerators,":[26],"modern":[27],"high-level":[28],"synthesis":[29],"(HLS)":[30],"tools":[31,86],"are":[32,121],"increasingly":[33],"efficient":[34],"optimizing":[36],"computational":[38],"aspects,":[39],"but":[40,91],"transfers":[42],"have":[43,61],"not":[44,104,122,130],"been":[45,62],"adequately":[46],"improved.":[47],"To":[48],"combat":[49],"this,":[50],"novel":[51],"architectures":[52],"such":[53,186],"as":[54],"High-Bandwidth":[55],"Memory":[56],"wider":[58],"busses":[60],"developed":[63],"so":[64],"that":[65],"more":[66,138],"can":[68,87],"be":[69],"transferred":[70],"parallel.":[72],"Designers":[73],"must":[74,94],"tailor":[75],"their":[76],"hardware/software":[77],"interfaces":[78],"fully":[80,131],"exploit":[81],"available":[83,134,170],"bandwidth.":[84],"HLS":[85],"automate":[88],"this":[89],"process,":[90],"designer":[93],"follow":[95],"strict":[96],"coding-style":[97],"rules.":[98],"If":[99],"bus":[101],"width":[102,110],"evenly":[105],"divisible":[106],"by":[107],"(e.g.,":[111],"when":[112,157],"using":[113],"custom-precision":[114],"types)":[116],"or":[117,175],"if":[118],"arrays":[120],"power-of-two":[123],"length,":[124],"HLS-generated":[126],"accelerator":[127],"will":[128],"likely":[129],"utilize":[132],"bandwidth,":[135],"demanding":[136],"even":[137],"manual":[139],"effort":[140],"from":[141,181],"designer.":[143],"We":[144,178],"propose":[145],"a":[146,153,165,173],"methodology":[147],"automatically":[149],"find":[150],"and":[151,161],"implement":[152],"layout":[155],"that,":[156],"streamed":[158],"between":[159],"memory":[160],"an":[162],"accelerator,":[163],"uses":[164],"higher":[166],"percentage":[167],"bandwidth":[171],"than":[172],"naive":[174],"HLS-optimized":[176],"design.":[177],"borrow":[179],"concepts":[180],"multiprocessor":[182],"scheduling":[183],"achieve":[185],"high":[187],"efficiency.":[188]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-11T14:59:36.786465","created_date":"2023-02-01T00:00:00"}