{"id":"https://openalex.org/W4318686686","doi":"https://doi.org/10.1145/3566097.3567842","title":"Automated Equivalence Checking Method for Majority Based In-Memory Computing on ReRAM Crossbars","display_name":"Automated Equivalence Checking Method for Majority Based In-Memory Computing on ReRAM Crossbars","publication_year":2023,"publication_date":"2023-01-16","ids":{"openalex":"https://openalex.org/W4318686686","doi":"https://doi.org/10.1145/3566097.3567842"},"language":"en","primary_location":{"id":"doi:10.1145/3566097.3567842","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3566097.3567842","pdf_url":null,"source":{"id":"https://openalex.org/S4363608968","display_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067947249","display_name":"Arighna Deb","orcid":"https://orcid.org/0000-0002-2993-3184"},"institutions":[{"id":"https://openalex.org/I67357951","display_name":"KIIT University","ror":"https://ror.org/00k8zt527","country_code":"IN","type":"education","lineage":["https://openalex.org/I67357951"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Arighna Deb","raw_affiliation_strings":["KIIT DU, Bhubaneswar, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KIIT DU, Bhubaneswar, India","institution_ids":["https://openalex.org/I67357951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088951659","display_name":"Kamalika Datta","orcid":"https://orcid.org/0000-0003-1191-998X"},"institutions":[{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kamalika Datta","raw_affiliation_strings":["German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101750954","display_name":"Muhammad Hassan","orcid":"https://orcid.org/0000-0002-0057-4069"},"institutions":[{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Muhammad Hassan","raw_affiliation_strings":["German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069467241","display_name":"Saeideh Shirinzadeh","orcid":"https://orcid.org/0000-0002-8824-1428"},"institutions":[{"id":"https://openalex.org/I4210131336","display_name":"Fraunhofer Institute for Systems and Innovation Research","ror":"https://ror.org/03vyq6t71","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210131336","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Saeideh Shirinzadeh","raw_affiliation_strings":["German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany and Fraunhofer Institute for Systems and Innovation Research (ISI), Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"German Research Centre for Artificial Intelligence (DFKI), Bremen, Germany and Fraunhofer Institute for Systems and Innovation Research (ISI), Karlsruhe, Germany","institution_ids":["https://openalex.org/I4210131336","https://openalex.org/I33256026"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5067947249"],"corresponding_institution_ids":["https://openalex.org/I67357951"],"apc_list":null,"apc_paid":null,"fwci":6.1679,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.96788991,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9433894157409668},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.806509256362915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7799104452133179},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.6892911195755005},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.5528560876846313},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.5323095321655273},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5171300768852234},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45760321617126465},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.4197996258735657},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35359275341033936},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33644965291023254},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.27427053451538086},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19841143488883972},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15879908204078674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11180385947227478},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07340085506439209}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9433894157409668},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.806509256362915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7799104452133179},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.6892911195755005},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.5528560876846313},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.5323095321655273},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5171300768852234},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45760321617126465},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.4197996258735657},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35359275341033936},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33644965291023254},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.27427053451538086},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19841143488883972},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15879908204078674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11180385947227478},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07340085506439209},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3566097.3567842","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3566097.3567842","pdf_url":null,"source":{"id":"https://openalex.org/S4363608968","display_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/450648","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/450648","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2025674646","https://openalex.org/W2081729575","https://openalex.org/W2112173236","https://openalex.org/W2112181056","https://openalex.org/W2162651880","https://openalex.org/W2188111980","https://openalex.org/W2407339173","https://openalex.org/W2772152190","https://openalex.org/W2793101555","https://openalex.org/W4313484776"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W2015497999","https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W2005875039","https://openalex.org/W3173413269","https://openalex.org/W2015477599","https://openalex.org/W2144085790","https://openalex.org/W2548135880","https://openalex.org/W3177379469"],"abstract_inverted_index":{"Recent":[0],"progress":[1],"in":[2,29],"the":[3,14,31,57],"fabrication":[4],"of":[5,45,59,93],"Resistive":[6],"Random":[7],"Access":[8],"Memory":[9],"(ReRAM)":[10],"devices":[11],"has":[12],"paved":[13],"way":[15],"for":[16,35,104],"large":[17],"scale":[18],"crossbar":[19,63],"structures.":[20],"In":[21],"particular,":[22],"in-memory":[23],"computing":[24],"on":[25,62],"ReRAM":[26],"crossbars":[27,50],"helps":[28],"bridging":[30],"processor-memory":[32],"speed":[33],"gap":[34],"current":[36],"CMOS":[37],"technology.":[38],"To":[39],"this":[40,78],"end,":[41],"synthesis":[42],"and":[43,89,100],"mapping":[44],"Boolean":[46],"functions":[47],"to":[48],"such":[49],"have":[51,90],"been":[52],"investigated":[53],"by":[54,73],"researchers.":[55],"However":[56],"verification":[58],"simple":[60],"designs":[61,86,106],"is":[64,79],"still":[65],"done":[66],"through":[67],"manual":[68,98],"inspection":[69,99],"or":[70],"sometimes":[71],"complemented":[72],"simulation":[74,101],"based":[75,102],"techniques.":[76],"Clearly":[77],"an":[80],"important":[81],"problem":[82],"as":[83],"real":[84],"world":[85],"are":[87,107],"complex":[88],"higher":[91],"number":[92],"inputs.":[94],"As":[95],"a":[96],"result":[97],"methods":[103],"these":[105],"not":[108],"practical.":[109]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6}],"updated_date":"2026-05-16T08:24:45.110214","created_date":"2025-10-10T00:00:00"}