{"id":"https://openalex.org/W4378881688","doi":"https://doi.org/10.1145/3565478.3572329","title":"Single Cycle XOR (SCXOR) and Stateful n-bit Parallel Adder Implementation Using 2D RRAM Crossbar","display_name":"Single Cycle XOR (SCXOR) and Stateful n-bit Parallel Adder Implementation Using 2D RRAM Crossbar","publication_year":2022,"publication_date":"2022-12-07","ids":{"openalex":"https://openalex.org/W4378881688","doi":"https://doi.org/10.1145/3565478.3572329"},"language":"en","primary_location":{"id":"doi:10.1145/3565478.3572329","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3565478.3572329","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3565478.3572329","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3565478.3572329","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029201574","display_name":"B.C. Goswami","orcid":"https://orcid.org/0000-0001-5237-5857"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhanprakash Goswami","raw_affiliation_strings":["Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0001-5237-5857","affiliations":[{"raw_affiliation_string":"Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008011360","display_name":"Manan Suri","orcid":"https://orcid.org/0000-0003-1417-3570"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manan Suri","raw_affiliation_strings":["Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0003-1417-3570","affiliations":[{"raw_affiliation_string":"Electrical Engineering, Indian Institute of Technology Delhi, New Delhi, Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9182658195495605},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.714394211769104},{"id":"https://openalex.org/keywords/stateful-firewall","display_name":"Stateful firewall","score":0.6502161026000977},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6501350402832031},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6449626684188843},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6377621293067932},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5409854650497437},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.48090100288391113},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.47590526938438416},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.4745393991470337},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.46706753969192505},{"id":"https://openalex.org/keywords/bitwise-operation","display_name":"Bitwise operation","score":0.4350851774215698},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.43099308013916016},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4187721312046051},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.41380536556243896},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3183619976043701},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17977723479270935},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17139139771461487},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16054034233093262},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.157362699508667},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.12221071124076843},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11958810687065125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10754543542861938},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10698413848876953},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.08693960309028625}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9182658195495605},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.714394211769104},{"id":"https://openalex.org/C22927095","wikidata":"https://www.wikidata.org/wiki/Q1784206","display_name":"Stateful firewall","level":3,"score":0.6502161026000977},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6501350402832031},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6449626684188843},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6377621293067932},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5409854650497437},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.48090100288391113},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.47590526938438416},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4745393991470337},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.46706753969192505},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.4350851774215698},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.43099308013916016},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4187721312046051},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.41380536556243896},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3183619976043701},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17977723479270935},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17139139771461487},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16054034233093262},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.157362699508667},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.12221071124076843},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11958810687065125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10754543542861938},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10698413848876953},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.08693960309028625},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3565478.3572329","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3565478.3572329","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3565478.3572329","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3565478.3572329","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3565478.3572329","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3565478.3572329","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324473","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4378881688.pdf"},"referenced_works_count":26,"referenced_works":["https://openalex.org/W755906292","https://openalex.org/W1965288361","https://openalex.org/W2014555481","https://openalex.org/W2025674646","https://openalex.org/W2081729575","https://openalex.org/W2112980698","https://openalex.org/W2329040051","https://openalex.org/W2396622873","https://openalex.org/W2398563917","https://openalex.org/W2522667948","https://openalex.org/W2588236721","https://openalex.org/W2765234579","https://openalex.org/W2807553775","https://openalex.org/W2885064169","https://openalex.org/W2900379535","https://openalex.org/W2909440114","https://openalex.org/W2946571646","https://openalex.org/W2953470840","https://openalex.org/W3004007744","https://openalex.org/W3038129536","https://openalex.org/W3108961808","https://openalex.org/W3136861880","https://openalex.org/W3187940449","https://openalex.org/W3201976259","https://openalex.org/W4254672563","https://openalex.org/W4292169167"],"related_works":["https://openalex.org/W2159981917","https://openalex.org/W2096150986","https://openalex.org/W2100567347","https://openalex.org/W2903737717","https://openalex.org/W2357587666","https://openalex.org/W4285082868","https://openalex.org/W2558076308","https://openalex.org/W2135088301","https://openalex.org/W4379144740","https://openalex.org/W2044062660"],"abstract_inverted_index":{"The":[0,77],"motivation":[1],"to":[2,6,15,169],"find":[3],"a":[4,65,94,116,136,164],"solution":[5],"the":[7,12,36,47,57,84,98,108,128,131,151,154,170],"Memory":[8],"Wall":[9],"problem":[10],"led":[11],"research":[13],"community":[14],"explore":[16],"non-von-Neumann":[17],"architectures.":[18],"Compute":[19],"In-Memory":[20],"(CIM)":[21],"architectures":[22],"with":[23,35,103],"emerging":[24],"memory":[25],"technologies":[26],"are":[27],"promising":[28],"for":[29,49,160],"minimizing":[30],"data":[31,118],"movement.":[32],"In":[33,60],"line":[34],"CIM":[37],"direction,":[38],"several":[39],"logical":[40],"and":[41,88,146],"arithmetic":[42],"operations":[43,51],"were":[44],"demonstrated":[45],"in":[46,107],"literature":[48,171],"maximizing":[50],"per":[52,54],"second":[53],"watt":[55],"using":[56,73,173],"RRAM":[58,74,124,148,178],"crossbar.":[59,129,152],"this":[61],"work,":[62],"we":[63,114,134,162],"propose":[64],"novel":[66,117],"way":[67],"of":[68,97,127,177],"realizing":[69],"stateful":[70,137],"XOR":[71,79],"logic":[72,101,105],"crossbar":[75],"memory.":[76],"proposed":[78,132,155],"design":[80,159],"is":[81,111],"free":[82],"from":[83],"operand":[85],"switching":[86],"issue,":[87],"since":[89],"it":[90],"needs":[91],"cells":[92,149],"within":[93,150],"single":[95],"column":[96,110],"2D":[99],"crossbar,":[100],"cascading":[102],"other":[104],"gates":[106],"same":[109],"straightforward.":[112],"Secondly,":[113],"offer":[115],"shifting":[119],"technique":[120],"between":[121],"two":[122],"consecutive":[123],"cell":[125],"columns/rows":[126],"Leveraging":[130],"methods,":[133],"realize":[135],"n-bit":[138,156],"parallel":[139,157],"adder":[140,158],"that":[141],"takes":[142],"n+3":[143],"computation":[144],"cycles":[145],"5n":[147],"With":[153],"n>3,":[161],"obtain":[163],"minimum":[165],"1.4X":[166],"speedup":[167],"compared":[168],"without":[172],"an":[174],"increased":[175],"number":[176],"cells.":[179]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}