{"id":"https://openalex.org/W4386903443","doi":"https://doi.org/10.1145/3565053.3565057","title":"Using Many Small 1T1C Memory Arrays in a Large and Dense Multicore Processor","display_name":"Using Many Small 1T1C Memory Arrays in a Large and Dense Multicore Processor","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4386903443","doi":"https://doi.org/10.1145/3565053.3565057"},"language":"en","primary_location":{"id":"doi:10.1145/3565053.3565057","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3565053.3565057","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3565053.3565057","source":null,"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3565053.3565057","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060928936","display_name":"Gunnar Carlstedt","orcid":"https://orcid.org/0000-0001-5863-7678"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Gunnar Carlstedt","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Sweden"],"raw_orcid":"https://orcid.org/0000-0001-5863-7678","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084167645","display_name":"Mats Rimborg","orcid":"https://orcid.org/0000-0001-5636-897X"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Mats Rimborg","raw_affiliation_strings":["Department of Computer Science and Engineering, Chalmers University of Technology, Sweden"],"raw_orcid":"https://orcid.org/0000-0001-5636-897X","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chalmers University of Technology, Sweden","institution_ids":["https://openalex.org/I66862912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060928936"],"corresponding_institution_ids":["https://openalex.org/I66862912"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21281177,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7626982927322388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7414534091949463},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6469391584396362},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6416469216346741},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.629208505153656},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5440816283226013},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.522814154624939},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5097834467887878},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5065208673477173},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4530080556869507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4481901526451111},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.43355587124824524},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.43274521827697754},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4311380982398987},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2923505902290344},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12091037631034851},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11625832319259644},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1009538471698761}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7626982927322388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7414534091949463},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6469391584396362},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6416469216346741},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.629208505153656},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5440816283226013},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.522814154624939},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5097834467887878},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5065208673477173},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4530080556869507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4481901526451111},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.43355587124824524},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.43274521827697754},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4311380982398987},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2923505902290344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12091037631034851},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11625832319259644},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1009538471698761}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3565053.3565057","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3565053.3565057","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3565053.3565057","source":null,"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 International Symposium on Memory Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:research.chalmers.se:537931","is_oa":false,"landing_page_url":"https://research.chalmers.se/en/publication/537931","pdf_url":null,"source":{"id":"https://openalex.org/S4306402469","display_name":"Chalmers Research (Chalmers University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66862912","host_organization_name":"Chalmers University of Technology","host_organization_lineage":["https://openalex.org/I66862912"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"doi:10.1145/3565053.3565057","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3565053.3565057","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3565053.3565057","source":null,"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 International Symposium on Memory Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321523","display_name":"Chalmers Tekniska H\u00f6gskola","ror":"https://ror.org/040wg7k59"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4386903443.pdf"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W1966797259","https://openalex.org/W1972638602","https://openalex.org/W1973296427","https://openalex.org/W1993614411","https://openalex.org/W2015005661","https://openalex.org/W2034861439","https://openalex.org/W2039742886","https://openalex.org/W2054716548","https://openalex.org/W2080368958","https://openalex.org/W2094786483","https://openalex.org/W2113601099","https://openalex.org/W2114260887","https://openalex.org/W2150073849","https://openalex.org/W2156560775","https://openalex.org/W2162639668","https://openalex.org/W2734689473","https://openalex.org/W2745309745","https://openalex.org/W2763393018","https://openalex.org/W2799613139","https://openalex.org/W2885441259","https://openalex.org/W2890005478","https://openalex.org/W2905687955","https://openalex.org/W2910209594","https://openalex.org/W2931684697","https://openalex.org/W2949171700","https://openalex.org/W3003352156","https://openalex.org/W4211178602"],"related_works":["https://openalex.org/W2782503170","https://openalex.org/W1975698617","https://openalex.org/W3021597805","https://openalex.org/W2151951695","https://openalex.org/W3048967625","https://openalex.org/W4321458411","https://openalex.org/W1575240748","https://openalex.org/W2057867585","https://openalex.org/W4393076761","https://openalex.org/W2136268150"],"abstract_inverted_index":{"A":[0],"memory":[1,21,36],"system":[2],"for":[3],"multicore":[4],"processors":[5],"with":[6],"a":[7,19],"large":[8],"number":[9],"of":[10,59],"processing":[11],"elements":[12],"(PE)":[13],"is":[14,55],"presented.":[15],"Each":[16],"PE":[17],"has":[18],"local":[20,31],"implemented":[22],"in":[23],"one-transistor":[24],"one-capacitor":[25],"(1T1C)":[26],"DRAM":[27],"technology,":[28],"and":[29,41],"these":[30],"memories":[32],"contain":[33],"many":[34],"small":[35],"arrays.":[37],"The":[38],"energy":[39],"consumption":[40],"access":[42],"time":[43],"are":[44],"reduced":[45],"compared":[46],"to":[47],"state-of-the-art":[48],"dynamic":[49],"memories,":[50],"while":[51],"the":[52],"aggregate":[53],"bandwidth":[54],"increased":[56],"by":[57],"orders":[58],"magnitude.":[60]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}