{"id":"https://openalex.org/W4303427201","doi":"https://doi.org/10.1145/3564290","title":"Accelerating Graph Computations on 3D NoC-Enabled PIM Architectures","display_name":"Accelerating Graph Computations on 3D NoC-Enabled PIM Architectures","publication_year":2022,"publication_date":"2022-10-07","ids":{"openalex":"https://openalex.org/W4303427201","doi":"https://doi.org/10.1145/3564290"},"language":"en","primary_location":{"id":"doi:10.1145/3564290","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3564290","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3564290","source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3564290","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060069938","display_name":"Dwaipayan Choudhury","orcid":"https://orcid.org/0000-0001-6852-6074"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dwaipayan Choudhury","raw_affiliation_strings":["Washington State University, Pullman, WA"],"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064998038","display_name":"Lizhi Xiang","orcid":"https://orcid.org/0000-0001-5685-6826"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lizhi Xiang","raw_affiliation_strings":["Washington State University, Pullman, WA"],"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015460842","display_name":"Aravind Sukumaran-Rajam","orcid":"https://orcid.org/0000-0002-4062-0293"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aravind Rajam","raw_affiliation_strings":["Washington State University, Pullman, WA"],"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048410309","display_name":"Ananth Kalyanaraman","orcid":"https://orcid.org/0000-0001-6721-233X"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anantharaman Kalyanaraman","raw_affiliation_strings":["Washington State University, Pullman, WA"],"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078441163","display_name":"Partha Pratim Pande","orcid":"https://orcid.org/0000-0002-5930-8531"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Partha Pratim Pande","raw_affiliation_strings":["Washington State University, Pullman, WA"],"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA","institution_ids":["https://openalex.org/I72951846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5060069938"],"corresponding_institution_ids":["https://openalex.org/I72951846"],"apc_list":null,"apc_paid":null,"fwci":0.3694,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.57858503,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"28","issue":"3","first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8747202157974243},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7570523023605347},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.6357194781303406},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.6112278699874878},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5916294455528259},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5678718090057373},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5497499108314514},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.526865541934967},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4866422116756439},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.46130993962287903},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43116849660873413},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.4194774925708771},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4185889959335327},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3382335901260376},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32218706607818604},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.23355266451835632},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2036733329296112},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.17115789651870728},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.0936756432056427}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8747202157974243},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7570523023605347},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.6357194781303406},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.6112278699874878},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5916294455528259},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5678718090057373},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5497499108314514},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.526865541934967},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4866422116756439},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.46130993962287903},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43116849660873413},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.4194774925708771},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4185889959335327},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3382335901260376},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32218706607818604},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.23355266451835632},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2036733329296112},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.17115789651870728},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0936756432056427},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3564290","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3564290","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3564290","source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3564290","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3564290","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3564290","source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2466898058","display_name":null,"funder_award_id":"1815467","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4788921062","display_name":null,"funder_award_id":"CCF-1815467","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G848032724","display_name":null,"funder_award_id":"Science","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4303427201.pdf","grobid_xml":"https://content.openalex.org/works/W4303427201.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W2046200137","https://openalex.org/W2104492856","https://openalex.org/W2147814819","https://openalex.org/W2897519942","https://openalex.org/W2910318317","https://openalex.org/W2913060349","https://openalex.org/W2914931491","https://openalex.org/W2943208668","https://openalex.org/W2963565222","https://openalex.org/W3105208701","https://openalex.org/W3207980721","https://openalex.org/W4226425543","https://openalex.org/W4240163901","https://openalex.org/W4252563462","https://openalex.org/W4301485103"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W2015497999","https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W2015477599","https://openalex.org/W2548135880","https://openalex.org/W2144085790","https://openalex.org/W3177379469","https://openalex.org/W1568378063","https://openalex.org/W3176428941"],"abstract_inverted_index":{"Graph":[0],"application":[1],"workloads":[2],"are":[3],"dominated":[4],"by":[5,63,148],"random":[6],"memory":[7,57,62],"accesses":[8],"with":[9],"the":[10,15,107,142],"poor":[11],"locality.":[12],"To":[13,97],"tackle":[14,98],"irregular":[16],"and":[17,61,91,167],"sparse":[18],"nature":[19],"of":[20,31,45,94,109,164],"computation,":[21],"ReRAM-based":[22,72,113,145],"Processing-in-Memory":[23],"(PIM)":[24],"architectures":[25],"have":[26,36],"been":[27],"proposed":[28,117],"recently.":[29],"Most":[30],"these":[32,99],"ReRAM":[33,127],"architecture":[34,118,140],"designs":[35],"focused":[37],"on":[38,70],"mapping":[39],"graph":[40,75,146,165],"computations":[41],"into":[42],"a":[43,52,71,110,120,162],"set":[44],"multiply-and-accumulate":[46],"(MAC)":[47],"operations.":[48],"ReRAMs":[49],"also":[50],"offer":[51],"key":[53,80],"advantage":[54],"in":[55,102,144,152],"reducing":[56],"latency":[58],"between":[59],"cores":[60],"allowing":[64],"for":[65,161],"PIM.":[66],"However,":[67],"when":[68],"implemented":[69],"manycore":[73,114],"architecture,":[74],"applications":[76],"still":[77],"pose":[78],"two":[79,100],"challenges\u2014significant":[81],"storage":[82,128],"requirements":[83],"(particularly":[84],"due":[85],"to":[86,125,150,157],"wasted":[87],"zero":[88],"cell":[89],"storage),":[90],"significant":[92],"amount":[93],"on-chip":[95,136],"traffic.":[96],"challenges,":[101],"this":[103],"article,":[104],"we":[105],"propose":[106],"design":[108,134],"3D":[111,132],"NoC-enabled":[112,133],"architecture.":[115],"Our":[116,139],"incorporates":[119],"novel":[121],"crossbar-aware":[122],"node":[123],"reordering":[124],"reduce":[126],"requirements.":[129],"Secondly,":[130],"its":[131],"reduces":[135],"communication":[137],"latency.":[138],"outperforms":[141],"state-of-the-art":[143],"acceleration":[147],"up":[149,156],"5\u00d7":[151],"performance":[153],"while":[154],"consuming":[155],"10.3\u00d7":[158],"less":[159],"energy":[160],"range":[163],"inputs":[166],"workloads.":[168]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}