{"id":"https://openalex.org/W4318256787","doi":"https://doi.org/10.1145/3559009.3569666","title":"NaviSim","display_name":"NaviSim","publication_year":2022,"publication_date":"2022-10-08","ids":{"openalex":"https://openalex.org/W4318256787","doi":"https://doi.org/10.1145/3559009.3569666"},"language":"en","primary_location":{"id":"doi:10.1145/3559009.3569666","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3559009.3569666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012821618","display_name":"Yuhui Bao","orcid":"https://orcid.org/0000-0001-6308-3841"},"institutions":[{"id":"https://openalex.org/I87182695","display_name":"Universidad del Noreste","ror":"https://ror.org/02ahky613","country_code":"MX","type":"education","lineage":["https://openalex.org/I87182695"]}],"countries":["MX"],"is_corresponding":true,"raw_author_name":"Yuhui Bao","raw_affiliation_strings":["Northeastern University"],"affiliations":[{"raw_affiliation_string":"Northeastern University","institution_ids":["https://openalex.org/I87182695"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041025969","display_name":"Yifan Sun","orcid":"https://orcid.org/0000-0003-3532-6521"},"institutions":[{"id":"https://openalex.org/I16285277","display_name":"William & Mary","ror":"https://ror.org/03hsf0573","country_code":"US","type":"education","lineage":["https://openalex.org/I16285277"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yifan Sun","raw_affiliation_strings":["William & Mary"],"affiliations":[{"raw_affiliation_string":"William & Mary","institution_ids":["https://openalex.org/I16285277"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091839586","display_name":"Zlatan Feric","orcid":null},"institutions":[{"id":"https://openalex.org/I87182695","display_name":"Universidad del Noreste","ror":"https://ror.org/02ahky613","country_code":"MX","type":"education","lineage":["https://openalex.org/I87182695"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Zlatan Feric","raw_affiliation_strings":["Northeastern University"],"affiliations":[{"raw_affiliation_string":"Northeastern University","institution_ids":["https://openalex.org/I87182695"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035376661","display_name":"Michael Shen","orcid":"https://orcid.org/0000-0001-8834-4227"},"institutions":[{"id":"https://openalex.org/I87182695","display_name":"Universidad del Noreste","ror":"https://ror.org/02ahky613","country_code":"MX","type":"education","lineage":["https://openalex.org/I87182695"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Michael Tian Shen","raw_affiliation_strings":["Northeastern University"],"affiliations":[{"raw_affiliation_string":"Northeastern University","institution_ids":["https://openalex.org/I87182695"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014108850","display_name":"Micah Weston","orcid":null},"institutions":[{"id":"https://openalex.org/I87182695","display_name":"Universidad del Noreste","ror":"https://ror.org/02ahky613","country_code":"MX","type":"education","lineage":["https://openalex.org/I87182695"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Micah Weston","raw_affiliation_strings":["Northeastern University"],"affiliations":[{"raw_affiliation_string":"Northeastern University","institution_ids":["https://openalex.org/I87182695"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007832959","display_name":"Jos\u00e9 Luis Abell\u00e1n","orcid":"https://orcid.org/0000-0003-3550-720X"},"institutions":[{"id":"https://openalex.org/I68763199","display_name":"Universidad Cat\u00f3lica San Antonio de Murcia","ror":"https://ror.org/05b1rsv17","country_code":"ES","type":"education","lineage":["https://openalex.org/I68763199"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 L. Abell\u00e1n","raw_affiliation_strings":["Universidad Cat\u00f3lica de Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Cat\u00f3lica de Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I68763199"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000058073","display_name":"Trinayan Baruah","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Trinayan Baruah","raw_affiliation_strings":["AMD"],"affiliations":[{"raw_affiliation_string":"AMD","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100698124","display_name":"John Kim","orcid":"https://orcid.org/0000-0003-3958-3891"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"John Kim","raw_affiliation_strings":["KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089428659","display_name":"Ajay Joshi","orcid":"https://orcid.org/0000-0002-3256-9942"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ajay Joshi","raw_affiliation_strings":["Boston University"],"affiliations":[{"raw_affiliation_string":"Boston University","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061128237","display_name":"David Kaeli","orcid":"https://orcid.org/0000-0002-5692-0151"},"institutions":[{"id":"https://openalex.org/I87182695","display_name":"Universidad del Noreste","ror":"https://ror.org/02ahky613","country_code":"MX","type":"education","lineage":["https://openalex.org/I87182695"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"David Kaeli","raw_affiliation_strings":["Northeastern University"],"affiliations":[{"raw_affiliation_string":"Northeastern University","institution_ids":["https://openalex.org/I87182695"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5012821618"],"corresponding_institution_ids":["https://openalex.org/I87182695"],"apc_list":null,"apc_paid":null,"fwci":3.0295,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.9203764,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"333","last_page":"345"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8522907495498657},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7228760123252869},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.7185708284378052},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.5840763449668884},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.571471631526947},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5135688781738281},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4583449065685272},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44898301362991333},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.427813857793808},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.4243004024028778},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4194210469722748},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37047070264816284},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32598450779914856},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3155260682106018},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.26282742619514465},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18986719846725464}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8522907495498657},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7228760123252869},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.7185708284378052},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.5840763449668884},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.571471631526947},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5135688781738281},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4583449065685272},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44898301362991333},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.427813857793808},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.4243004024028778},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4194210469722748},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37047070264816284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32598450779914856},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3155260682106018},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.26282742619514465},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18986719846725464},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3559009.3569666","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3559009.3569666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1817876553","https://openalex.org/W1979527452","https://openalex.org/W2007511350","https://openalex.org/W2103742924","https://openalex.org/W2115824361","https://openalex.org/W2126118553","https://openalex.org/W2149234156","https://openalex.org/W2151195685","https://openalex.org/W2249637006","https://openalex.org/W2528784626","https://openalex.org/W2587914027","https://openalex.org/W2605178034","https://openalex.org/W2736244279","https://openalex.org/W2764065518","https://openalex.org/W2787181861","https://openalex.org/W2795326697","https://openalex.org/W2795994638","https://openalex.org/W2914304175","https://openalex.org/W2952928793","https://openalex.org/W3006586535","https://openalex.org/W3013566511","https://openalex.org/W3042369493","https://openalex.org/W3102510044","https://openalex.org/W3141650078","https://openalex.org/W3157055696","https://openalex.org/W3190445506"],"related_works":["https://openalex.org/W1963859303","https://openalex.org/W2364044215","https://openalex.org/W2389600408","https://openalex.org/W240129890","https://openalex.org/W3048701459","https://openalex.org/W2149078538","https://openalex.org/W2080146221","https://openalex.org/W2370314112","https://openalex.org/W1912958759","https://openalex.org/W2792081825"],"abstract_inverted_index":{"As":[0],"GPUs":[1],"continue":[2],"to":[3,21],"grow":[4],"in":[5],"popularity":[6],"for":[7],"accelerating":[8],"demanding":[9],"applications,":[10],"such":[11],"as":[12],"high-performance":[13],"computing":[14],"and":[15,32,61],"machine":[16],"learning,":[17],"GPU":[18,48,82],"architects":[19],"need":[20],"deliver":[22],"more":[23],"powerful":[24],"devices":[25],"with":[26],"updated":[27],"instruction":[28],"set":[29],"architectures":[30],"(ISAs)":[31],"new":[33,81],"microarchitectural":[34],"features.":[35],"The":[36],"introduction":[37],"of":[38],"the":[39,47,54,58,62,73,86],"AMD":[40,74],"RDNA":[41,75,88],"architecture":[42,49],"is":[43],"one":[44],"example":[45],"where":[46],"was":[50],"dramatically":[51],"changed,":[52],"modifying":[53],"underlying":[55],"programming":[56],"model,":[57],"core":[59],"architecture,":[60],"cache":[63],"hierarchy.":[64],"To":[65],"date,":[66],"no":[67],"publicly-available":[68],"simulator":[69],"infrastructure":[70],"can":[71],"model":[72],"GPU,":[76],"preventing":[77],"researchers":[78],"from":[79],"exploring":[80],"designs":[83],"based":[84],"on":[85],"state-of-the-art":[87],"architecture.":[89]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2}],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2023-01-28T00:00:00"}