{"id":"https://openalex.org/W4320063558","doi":"https://doi.org/10.1145/3559009.3569659","title":"Auto-Partitioning Heterogeneous Task-Parallel Programs with StreamBlocks","display_name":"Auto-Partitioning Heterogeneous Task-Parallel Programs with StreamBlocks","publication_year":2022,"publication_date":"2022-10-08","ids":{"openalex":"https://openalex.org/W4320063558","doi":"https://doi.org/10.1145/3559009.3569659"},"language":"en","primary_location":{"id":"doi:10.1145/3559009.3569659","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3559009.3569659","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3559009.3569659","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3559009.3569659","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090947331","display_name":"Mahyar Emami","orcid":"https://orcid.org/0000-0002-5654-8804"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Mahyar Emami","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033404153","display_name":"Endri Bezati","orcid":"https://orcid.org/0000-0003-3446-9838"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Endri Bezati","raw_affiliation_strings":["Huawei Technologies, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Huawei Technologies, Zurich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065449878","display_name":"J\u00f6rn W. Janneck","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"J\u00f6rn W. Janneck","raw_affiliation_strings":["Lund University, Lund, Sweden"],"affiliations":[{"raw_affiliation_string":"Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089781126","display_name":"James R. Larus","orcid":"https://orcid.org/0000-0002-5820-2524"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"James R. Larus","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090947331"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":2.0435,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.86636888,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"398","last_page":"411"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.9153117537498474},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8657448291778564},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7092413902282715},{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.6612244248390198},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5682183504104614},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5517006516456604},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5357524156570435},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5348156094551086},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.531801164150238},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5308035016059875},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.49455544352531433},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.47515201568603516},{"id":"https://openalex.org/keywords/high-level-programming-language","display_name":"High-level programming language","score":0.4597710371017456},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45424139499664307},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.44234925508499146},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.4090721011161804},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36356544494628906},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1305173933506012}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.9153117537498474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8657448291778564},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7092413902282715},{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.6612244248390198},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5682183504104614},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5517006516456604},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5357524156570435},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5348156094551086},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.531801164150238},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5308035016059875},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.49455544352531433},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.47515201568603516},{"id":"https://openalex.org/C19024347","wikidata":"https://www.wikidata.org/wiki/Q211496","display_name":"High-level programming language","level":3,"score":0.4597710371017456},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45424139499664307},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.44234925508499146},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.4090721011161804},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36356544494628906},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1305173933506012},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3559009.3569659","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3559009.3569659","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3559009.3569659","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:306086","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/306086","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},{"id":"pmh:oai:lup.lub.lu.se:179785e4-6398-4091-aeb3-32eaf1bdf41a","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/179785e4-6398-4091-aeb3-32eaf1bdf41a","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/3559009.3569659","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3559009.3569659","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3559009.3569659","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.6899999976158142,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320915","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4320063558.pdf","grobid_xml":"https://content.openalex.org/works/W4320063558.grobid-xml"},"referenced_works_count":42,"referenced_works":["https://openalex.org/W1559577056","https://openalex.org/W1849568040","https://openalex.org/W1860183717","https://openalex.org/W1984222112","https://openalex.org/W1989140795","https://openalex.org/W2013878293","https://openalex.org/W2018055497","https://openalex.org/W2040128025","https://openalex.org/W2048167605","https://openalex.org/W2056509023","https://openalex.org/W2064115172","https://openalex.org/W2066443755","https://openalex.org/W2069471422","https://openalex.org/W2091158003","https://openalex.org/W2101472307","https://openalex.org/W2104922219","https://openalex.org/W2105042925","https://openalex.org/W2127044011","https://openalex.org/W2132457452","https://openalex.org/W2133156997","https://openalex.org/W2163841853","https://openalex.org/W2169756956","https://openalex.org/W2481351383","https://openalex.org/W2558481764","https://openalex.org/W2614193845","https://openalex.org/W2625058759","https://openalex.org/W2768963190","https://openalex.org/W2889893422","https://openalex.org/W2911122160","https://openalex.org/W2929786106","https://openalex.org/W2936798033","https://openalex.org/W2963114857","https://openalex.org/W2995669284","https://openalex.org/W3033144124","https://openalex.org/W3083504653","https://openalex.org/W3091231896","https://openalex.org/W3179375777","https://openalex.org/W3185219798","https://openalex.org/W4214638978","https://openalex.org/W4239385313","https://openalex.org/W4242052194","https://openalex.org/W4248265791"],"related_works":["https://openalex.org/W2120204135","https://openalex.org/W1796293478","https://openalex.org/W174435416","https://openalex.org/W2168276503","https://openalex.org/W2148031998","https://openalex.org/W4289810729","https://openalex.org/W4281926497","https://openalex.org/W2156607773","https://openalex.org/W2134053064","https://openalex.org/W2135716617"],"abstract_inverted_index":{"FPGAs":[0],"play":[1],"an":[2,42,71],"increasing":[3],"role":[4],"in":[5,13,34,50],"the":[6,48],"reconfigurable":[7],"accelerator":[8],"landscape.":[9],"A":[10,67],"key":[11],"challenge":[12],"designing":[14],"FPGA-based":[15],"systems":[16],"is":[17,30],"partitioning":[18],"computation":[19],"between":[20],"processor":[21],"cores":[22],"and":[23,36,39,75],"FPGAs.":[24],"An":[25],"appropriate":[26,72],"division":[27],"of":[28,47],"labor":[29],"difficult":[31],"to":[32,85],"predict":[33],"advance":[35],"requires":[37,44],"experiments":[38],"measurements.":[40],"When":[41],"investigation":[43],"rewriting":[45],"part":[46],"system":[49,69],"a":[51,56,86],"new":[52,57,90],"language":[53],"or":[54],"with":[55,70,89],"programming":[58,73],"model,":[59],"its":[60],"high":[61],"cost":[62],"can":[63],"delay":[64],"design-space":[65],"exploration.":[66],"single-language":[68],"model":[74],"compiler":[76,91],"that":[77],"targets":[78],"both":[79],"platforms":[80],"transforms":[81],"this":[82],"tedious":[83],"exploration":[84],"simple":[87],"recompile":[88],"directives.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}