{"id":"https://openalex.org/W4307346132","doi":"https://doi.org/10.1145/3558819.3565217","title":"System Verilog model design for AGC algorithm verification in SoC","display_name":"System Verilog model design for AGC algorithm verification in SoC","publication_year":2022,"publication_date":"2022-09-23","ids":{"openalex":"https://openalex.org/W4307346132","doi":"https://doi.org/10.1145/3558819.3565217"},"language":"en","primary_location":{"id":"doi:10.1145/3558819.3565217","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3558819.3565217","pdf_url":null,"source":{"id":"https://openalex.org/S4363608855","display_name":"Proceedings of the 7th International Conference on Cyber Security and Information Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Cyber Security and Information Engineering","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029487990","display_name":"Shuangye Zhao","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Shuangye Zhao","raw_affiliation_strings":["Chongqing GigaChip Technology Co. Ltd, China"],"affiliations":[{"raw_affiliation_string":"Chongqing GigaChip Technology Co. Ltd, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101482118","display_name":"Youhua Wang","orcid":"https://orcid.org/0000-0002-4580-8172"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Youhua Wang","raw_affiliation_strings":["Chongqing GigaChip Technology Co. Ltd, China"],"affiliations":[{"raw_affiliation_string":"Chongqing GigaChip Technology Co. Ltd, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070100199","display_name":"Yongshuang Luo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yongshuang Luo","raw_affiliation_strings":["Chongqing GigaChip Technology Co. Ltd, China"],"affiliations":[{"raw_affiliation_string":"Chongqing GigaChip Technology Co. Ltd, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029487990"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2144,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.3437816,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"913","last_page":"918"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6839860081672668},{"id":"https://openalex.org/keywords/attenuator","display_name":"Attenuator (electronics)","score":0.6645007729530334},{"id":"https://openalex.org/keywords/automatic-gain-control","display_name":"Automatic gain control","score":0.6207605600357056},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5638991594314575},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4898917078971863},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.48387444019317627},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4605303108692169},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44828641414642334},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.44026196002960205},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37544703483581543},{"id":"https://openalex.org/keywords/attenuation","display_name":"Attenuation","score":0.28115224838256836},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.28023478388786316},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.210222065448761},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20129573345184326},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1920684576034546},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1662181317806244},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.16013246774673462},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1104586124420166}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6839860081672668},{"id":"https://openalex.org/C174847166","wikidata":"https://www.wikidata.org/wiki/Q1269728","display_name":"Attenuator (electronics)","level":3,"score":0.6645007729530334},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.6207605600357056},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5638991594314575},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4898917078971863},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.48387444019317627},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4605303108692169},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44828641414642334},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.44026196002960205},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37544703483581543},{"id":"https://openalex.org/C184652730","wikidata":"https://www.wikidata.org/wiki/Q2357982","display_name":"Attenuation","level":2,"score":0.28115224838256836},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.28023478388786316},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.210222065448761},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20129573345184326},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1920684576034546},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1662181317806244},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.16013246774673462},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1104586124420166},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3558819.3565217","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3558819.3565217","pdf_url":null,"source":{"id":"https://openalex.org/S4363608855","display_name":"Proceedings of the 7th International Conference on Cyber Security and Information Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Cyber Security and Information Engineering","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W400346918","https://openalex.org/W2165295961","https://openalex.org/W2782738696","https://openalex.org/W4253887064"],"related_works":["https://openalex.org/W3184366467","https://openalex.org/W2189136885","https://openalex.org/W2052614187","https://openalex.org/W4387487154","https://openalex.org/W2357695838","https://openalex.org/W2088945784","https://openalex.org/W2014339237","https://openalex.org/W4389041990","https://openalex.org/W2547564168","https://openalex.org/W2104719521"],"abstract_inverted_index":{"In":[0],"system-on-a-chip":[1],"(SoC)":[2],"design,":[3],"mixed-signal":[4,64,121],"verification":[5,65,122],"is":[6,19,32,59,138],"an":[7,129],"important":[8],"but":[9],"complex":[10],"process,":[11],"especially":[12],"the":[13,16,35,42,47,50,54,63,69,72,77,81,87,92,98,114,117,120,142],"simulation":[14,78],"of":[15,38,49,71,80,91,116,123],"analog":[17,51,93,102,104,146],"part":[18,52,94],"often":[20],"slow.":[21],"The":[22],"automatic":[23],"gain":[24],"control":[25,41],"(AGC)":[26],"algorithm,":[27,31,83],"as":[28],"a":[29],"system":[30],"used":[33],"in":[34,84,128],"receiver":[36,99],"channel":[37],"SoC":[39],"to":[40,61],"signal":[43],"amplitude":[44],"by":[45],"adjusting":[46],"attenuation":[48],"and":[53,108,132],"digital":[55],"part,":[56],"so":[57],"it":[58,137],"necessary":[60],"use":[62],"method":[66,144],"when":[67],"verifying":[68],"function":[70],"AGC":[73,82,124],"algorithm.":[74],"To":[75],"improve":[76],"speed":[79],"this":[85],"paper,":[86],"System":[88],"Verilog":[89],"models":[90],"are":[95],"created":[96],"for":[97],"which":[100],"include":[101],"attenuator,":[103],"peak":[105],"detector":[106],"(APD),":[107],"Sigma-Delta":[109],"analog-to-digital":[110],"converter":[111],"(ADC).":[112],"With":[113],"help":[115],"proposed":[118],"models,":[119],"can":[125],"be":[126],"achieved":[127],"all-digital":[130],"way":[131],"experimental":[133],"results":[134],"show":[135],"that":[136],"much":[139],"faster":[140],"than":[141],"traditional":[143],"using":[145],"solvers.":[147]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}