{"id":"https://openalex.org/W4318256926","doi":"https://doi.org/10.1145/3557988.3569712","title":"Limiting Interconnect Heating in Power-Driven Physical Synthesis","display_name":"Limiting Interconnect Heating in Power-Driven Physical Synthesis","publication_year":2022,"publication_date":"2022-11-03","ids":{"openalex":"https://openalex.org/W4318256926","doi":"https://doi.org/10.1145/3557988.3569712"},"language":"en","primary_location":{"id":"doi:10.1145/3557988.3569712","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3557988.3569712","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3557988.3569712","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3557988.3569712","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000321053","display_name":"Xiuyan Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiuyan Zhang","raw_affiliation_strings":["University of Illinois at Chicago"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Chicago","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006638081","display_name":"Shantanu Dutt","orcid":null},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shantanu Dutt","raw_affiliation_strings":["University of Illinois at Chicago"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Chicago","institution_ids":["https://openalex.org/I39422238"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39422238"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12947536,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6010798215866089},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6002693772315979},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5954672694206238},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5117404460906982},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49977612495422363},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4405750334262848},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38411903381347656},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17380458116531372},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16101261973381042},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10528546571731567},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09487664699554443}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6010798215866089},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6002693772315979},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5954672694206238},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5117404460906982},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49977612495422363},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4405750334262848},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38411903381347656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17380458116531372},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16101261973381042},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10528546571731567},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09487664699554443},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3557988.3569712","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3557988.3569712","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3557988.3569712","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3557988.3569712","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3557988.3569712","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3557988.3569712","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G737817437","display_name":"SHF: EAGER: Deep High Level Synthesis Via Simultaneous Optimization across Multiple Domains of the VLSI CAD Flow","funder_award_id":"2035610","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1974368829","https://openalex.org/W1993828091","https://openalex.org/W1999291149","https://openalex.org/W2019179812","https://openalex.org/W2033904482","https://openalex.org/W2040498220","https://openalex.org/W2100905943","https://openalex.org/W2102726266","https://openalex.org/W2108665876","https://openalex.org/W2111183063","https://openalex.org/W2122440811","https://openalex.org/W2131729827","https://openalex.org/W2132178096","https://openalex.org/W2132233398","https://openalex.org/W2132327902","https://openalex.org/W2138916868","https://openalex.org/W2142896025","https://openalex.org/W2148995793","https://openalex.org/W2163159620","https://openalex.org/W2172629440","https://openalex.org/W2189336013","https://openalex.org/W2204682828","https://openalex.org/W2772108940","https://openalex.org/W4232776296","https://openalex.org/W4236626219","https://openalex.org/W4245364671","https://openalex.org/W6676518761","https://openalex.org/W6678833019"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576"],"abstract_inverted_index":{"Current":[0],"technology":[1],"trend":[2],"of":[3,101,121,195],"VLSI":[4],"chips":[5],"includes":[6],"sub-10":[7],"nm":[8],"nodes":[9],"and":[10,44,68,86,152,159,172],"3D":[11],"ICs.":[12],"Unfortunately,":[13],"due":[14],"to":[15,109,139,164,180],"significantly":[16],"increased":[17],"Joule":[18],"heating":[19,46,170],"in":[20,111,182],"these":[21,165],"technologies,":[22],"interconnect":[23,36,78,169],"reliability":[24],"has":[25],"become":[26],"a":[27,52,125,183],"significant":[28,193],"casualty.":[29],"In":[30],"this":[31,92],"paper,":[32],"we":[33,97,166],"explore":[34],"how":[35],"power":[37,148],"dissipation":[38],"(of":[39],"CV2/2":[40],"per":[41],"logic":[42],"transition)":[43],"thus":[45],"can":[47],"be":[48],"effectively":[49],"constrained":[50],"during":[51],"power-optimizing":[53],"physical":[54],"synthesis":[55],"(PS)":[56],"flow":[57,133],"that":[58],"applies":[59],"three":[60,104],"different":[61],"PS":[62],"transformations:":[63],"cell":[64,69,87,160,174],"sizing,":[65],"Vth":[66,153],"assignment":[67,154],"replication;":[70],"the":[71,99,102,122,143,168,173,187,192],"latter":[72],"is":[73],"particularly":[74],"useful":[75],"for":[76,147,150],"limiting":[77],"heating.":[79],"Other":[80],"constraints":[81],"considered":[82],"are":[83],"timing,":[84,157],"slew":[85,158],"fanout":[88,161],"load.":[89],"To":[90],"address":[91],"multi-constraint":[93],"power-optimization":[94],"problem":[95],"effectively,":[96],"consider":[98],"application":[100],"aforementioned":[103],"transforms":[105,155],"simultaneously":[106,117],"(as":[107],"opposed":[108],"sequentially":[110],"some":[112],"order)":[113],"as":[114,116],"well":[115],"across":[118],"all":[119],"cells":[120],"circuit":[123],"using":[124],"novel":[126],"discrete":[127],"optimization":[128,149],"technique":[129],"called":[130],"discretized":[131],"network":[132],"(DNF).":[134],"We":[135],"applied":[136],"our":[137,196],"algorithm":[138],"ISPD-13":[140,144],"benchmark":[141],"circuits:":[142],"competition":[145],"was":[146],"cell-sizing":[151],"under":[156],"load":[162],"constraints;":[163],"added":[167],"constraint":[171],"replication":[175],"transform---a":[176],"much":[177],"harder":[178],"transform":[179],"engineer":[181],"simultaneous-consideration":[184],"framework":[185],"than":[186],"other":[188],"two.":[189],"Results":[190],"show":[191],"efficacy":[194],"techniques.":[197]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}