{"id":"https://openalex.org/W4318256979","doi":"https://doi.org/10.1145/3557988.3569711","title":"Multi-Die Heterogeneous FPGAs","display_name":"Multi-Die Heterogeneous FPGAs","publication_year":2022,"publication_date":"2022-11-03","ids":{"openalex":"https://openalex.org/W4318256979","doi":"https://doi.org/10.1145/3557988.3569711"},"language":"en","primary_location":{"id":"doi:10.1145/3557988.3569711","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3557988.3569711","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3557988.3569711","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3557988.3569711","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033063333","display_name":"Raveena Raikar","orcid":"https://orcid.org/0000-0002-7344-2518"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Raveena Raikar","raw_affiliation_strings":["Ghent University, Ghent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University, Ghent, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2801227569"],"apc_list":null,"apc_paid":null,"fwci":0.6463,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.67648282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9776298403739929},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7393147349357605},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.6604996919631958},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6564249396324158},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.6548184156417847},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6426127552986145},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4186614155769348},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3936522305011749},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3845694661140442},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13196241855621338},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.08386778831481934}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9776298403739929},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7393147349357605},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.6604996919631958},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6564249396324158},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.6548184156417847},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6426127552986145},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4186614155769348},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3936522305011749},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3845694661140442},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13196241855621338},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.08386778831481934},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3557988.3569711","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3557988.3569711","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3557988.3569711","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:01GWPX8CVAYBNB584HW8A47WQC","is_oa":false,"landing_page_url":"https://biblio.ugent.be/publication/01GWPX8CVAYBNB584HW8A47WQC","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9781450395366","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"doi:10.1145/3557988.3569711","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3557988.3569711","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3557988.3569711","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1944814515","https://openalex.org/W2050456603","https://openalex.org/W2078174680","https://openalex.org/W2336648157","https://openalex.org/W2713385151","https://openalex.org/W2904995350","https://openalex.org/W3033033241","https://openalex.org/W3206505512"],"related_works":["https://openalex.org/W2145339442","https://openalex.org/W3217774925","https://openalex.org/W3146360095","https://openalex.org/W2110265185","https://openalex.org/W2128446417","https://openalex.org/W2061217021","https://openalex.org/W3012039632","https://openalex.org/W2148325338","https://openalex.org/W2169510384","https://openalex.org/W2184011203"],"abstract_inverted_index":{"High-capacity":[0],"multi-die":[1],"FPGA":[2,39],"systems":[3],"generally":[4],"consist":[5],"of":[6,59,81],"multiple":[7],"dies":[8],"connected":[9],"by":[10],"external":[11,15],"interposer":[12],"lines.":[13],"These":[14,46],"connections":[16,23],"are":[17],"limited":[18],"in":[19,70],"number.":[20],"Further,":[21],"these":[22],"also":[24],"contribute":[25],"to":[26,32,55,76],"a":[27,37,66],"higher":[28],"delay":[29],"as":[30],"compared":[31],"the":[33,50,57,62,71,78,84],"internal":[34],"network":[35],"on":[36],"monolithic":[38],"and":[40],"should":[41],"therefore":[42],"be":[43],"sparsely":[44],"used.":[45],"architectural":[47],"changes":[48],"compel":[49],"placement":[51],"&":[52],"routing":[53],"tools":[54],"minimize":[56,77],"number":[58,80],"signals":[60,82],"at":[61],"die":[63],"boundary.":[64],"Incorporating":[65],"netlist":[67],"partitioning":[68],"step":[69],"CAD":[72],"flow":[73],"can":[74],"help":[75],"overall":[79],"using":[83],"cross-die":[85],"connections.":[86]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}