{"id":"https://openalex.org/W4320060494","doi":"https://doi.org/10.1145/3557988","title":"Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding","display_name":"Proceedings of the 24th ACM/IEEE Workshop on System Level Interconnect Pathfinding","publication_year":2022,"publication_date":"2022-11-03","ids":{"openalex":"https://openalex.org/W4320060494","doi":"https://doi.org/10.1145/3557988"},"language":"en","primary_location":{"id":"doi:10.1145/3557988","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1145/3557988","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3557988","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"},"type":"paratext","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3557988","any_repository_has_fulltext":null},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":true,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7585000991821289},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6672918796539307},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6651183366775513},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.6618314981460571},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4174083173274994},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37966158986091614},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20993861556053162},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.0530913770198822}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7585000991821289},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6672918796539307},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6651183366775513},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.6618314981460571},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4174083173274994},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37966158986091614},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20993861556053162},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0530913770198822},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3557988","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1145/3557988","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3557988","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"}],"best_oa_location":{"id":"doi:10.1145/3557988","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1145/3557988","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3557988","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2528892790","https://openalex.org/W2117988687","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"High-capacity":[0],"multi-die":[1],"FPGA":[2],"systems":[3],"generally":[4],"consist":[5],"of":[6],"multiple":[7],"dies":[8],"connected":[9],"by":[10],"external":[11,15],"interposer":[12],"lines.":[13],"These":[14],"connections":[16,23],"are":[17],"limited":[18],"in":[19],"number.":[20],"Further,":[21],"these":[22],"also":[24],"contribute":[25],"to":[26,32],"a":[27],"higher":[28],"delay":[29],"as":[30],"compared":[31],"the":[33],"internal":[34],"...":[35]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-05-19T21:40:30.786675","created_date":"2025-10-10T00:00:00"}