{"id":"https://openalex.org/W4297999712","doi":"https://doi.org/10.1145/3555047","title":"Machine Learning Based Framework for Fast Resource Estimation of RTL Designs Targeting FPGAs","display_name":"Machine Learning Based Framework for Fast Resource Estimation of RTL Designs Targeting FPGAs","publication_year":2022,"publication_date":"2022-09-29","ids":{"openalex":"https://openalex.org/W4297999712","doi":"https://doi.org/10.1145/3555047"},"language":"en","primary_location":{"id":"doi:10.1145/3555047","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3555047","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101613321","display_name":"Benzheng Li","orcid":"https://orcid.org/0000-0002-1227-3909"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Benzheng Li","raw_affiliation_strings":["Xidian University School of Microelectronics, Xi\u2019an, Shaanxi, China","Xidian University School of Microelectronics, Xi'an, Shaanxi, China"],"affiliations":[{"raw_affiliation_string":"Xidian University School of Microelectronics, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University School of Microelectronics, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103039061","display_name":"Xi Zhang","orcid":"https://orcid.org/0000-0001-5434-5619"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xi Zhang","raw_affiliation_strings":["Xidian University School of Microelectronics, Xi\u2019an, Shaanxi, China","Xidian University School of Microelectronics, Xi'an, Shaanxi, China"],"affiliations":[{"raw_affiliation_string":"Xidian University School of Microelectronics, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University School of Microelectronics, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052123017","display_name":"Hailong You","orcid":"https://orcid.org/0000-0003-3427-5320"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong You","raw_affiliation_strings":["Xidian University School of Microelectronics, Xi\u2019an, Shaanxi, China","Xidian University School of Microelectronics, Xi'an, Shaanxi, China"],"affiliations":[{"raw_affiliation_string":"Xidian University School of Microelectronics, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University School of Microelectronics, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063896106","display_name":"Zhongdong Qi","orcid":"https://orcid.org/0000-0002-9110-4248"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongdong Qi","raw_affiliation_strings":["Xidian University School of Microelectronics, Xi\u2019an, Shaanxi, China","Xidian University School of Microelectronics, Xi'an, Shaanxi, China"],"affiliations":[{"raw_affiliation_string":"Xidian University School of Microelectronics, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University School of Microelectronics, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100421237","display_name":"Yuming Zhang","orcid":"https://orcid.org/0000-0002-8587-0747"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuming Zhang","raw_affiliation_strings":["Xidian University School of Microelectronics, Xi\u2019an, Shaanxi, China","Xidian University School of Microelectronics, Xi'an, Shaanxi, China"],"affiliations":[{"raw_affiliation_string":"Xidian University School of Microelectronics, Xi\u2019an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University School of Microelectronics, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101613321"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":1.8165,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84384887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"28","issue":"2","first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8749366998672485},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8209919929504395},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6481310129165649},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.5988497734069824},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5549149513244629},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5313438177108765},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5051029324531555},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.493144690990448},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4910397529602051},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47943180799484253},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4287049174308777},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3498346209526062},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.34733280539512634},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3449811339378357},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3026837110519409},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21481654047966003},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21390557289123535}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8749366998672485},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8209919929504395},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6481310129165649},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.5988497734069824},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5549149513244629},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5313438177108765},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5051029324531555},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.493144690990448},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4910397529602051},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47943180799484253},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4287049174308777},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3498346209526062},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.34733280539512634},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3449811339378357},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3026837110519409},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21481654047966003},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21390557289123535},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3555047","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3555047","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1539905761","https://openalex.org/W1605688901","https://openalex.org/W1748435361","https://openalex.org/W2012114780","https://openalex.org/W2024046085","https://openalex.org/W2121066557","https://openalex.org/W2137226992","https://openalex.org/W2137983211","https://openalex.org/W2139900512","https://openalex.org/W2141175904","https://openalex.org/W2156499539","https://openalex.org/W2157920100","https://openalex.org/W2158161722","https://openalex.org/W2167135974","https://openalex.org/W2270330859","https://openalex.org/W2620461214","https://openalex.org/W2789489838","https://openalex.org/W2889669826","https://openalex.org/W2948284853","https://openalex.org/W2985324865","https://openalex.org/W2997591727","https://openalex.org/W3042944763","https://openalex.org/W3169517138","https://openalex.org/W3195712145","https://openalex.org/W4200512355","https://openalex.org/W4242391517","https://openalex.org/W4399647672","https://openalex.org/W6680532697","https://openalex.org/W6869608176"],"related_works":["https://openalex.org/W2535403365","https://openalex.org/W2197466303","https://openalex.org/W1486911645","https://openalex.org/W4247130854","https://openalex.org/W2117255572","https://openalex.org/W1984298705","https://openalex.org/W2365114398","https://openalex.org/W2922751745","https://openalex.org/W1821888792","https://openalex.org/W2982294623"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"have":[4],"grown":[5],"to":[6,32,73,151,163],"be":[7,164],"an":[8,60],"important":[9],"platform":[10],"for":[11,48,63,88],"integrated":[12],"circuit":[13,55,65,154],"design":[14,24,56],"and":[15,123,127],"hardware":[16,78],"emulation.":[17],"However,":[18],"with":[19,102],"the":[20,54,75,92,117,147,159],"dramatic":[21],"increase":[22],"in":[23,53,77],"scale,":[25],"it":[26],"has":[27],"become":[28],"a":[29,86,112,120,129],"key":[30],"challenge":[31],"partition":[33],"very":[34],"large":[35],"scale":[36],"integration":[37],"into":[38],"multi-FPGA":[39],"systems.":[40],"Fast":[41],"estimation":[42,90,160],"of":[43,91,119],"FPGA":[44,71],"on-chip":[45,93],"resource":[46],"usage":[47],"individual":[49],"sub-circuit":[50],"blocks":[51],"early":[52],"flow":[57],"will":[58,68],"provide":[59],"essential":[61],"basis":[62],"reasonable":[64],"partition.":[66],"It":[67],"also":[69],"help":[70],"designers":[72],"tune":[74],"circuits":[76],"description":[79],"language.":[80],"In":[81],"this":[82],"article,":[83],"we":[84,156],"propose":[85],"framework":[87],"fast":[89],"resources":[94],"consumed":[95],"by":[96],"register":[97],"transfer":[98],"level":[99],"(RTL)":[100],"designs":[101,110],"machine":[103],"learning":[104,133],"methods.":[105],"We":[106],"extensively":[107],"collect":[108],"RTL":[109,153],"as":[111],"dataset,":[113],"extract":[114],"features":[115],"from":[116],"result":[118],"parser":[121],"tool":[122],"analyze":[124],"their":[125],"roles,":[126],"train":[128],"targeted":[130],"three-stage":[131],"ensemble":[132],"model.":[134],"A":[135],"5,513\u00d7":[136],"speedup":[137],"is":[138,149],"achieved":[139],"while":[140],"having":[141],"27%":[142],"relative":[143],"absolute":[144],"error.":[145],"Although":[146],"effect":[148],"sufficient":[150],"support":[152],"partition,":[155],"discuss":[157],"how":[158],"quality":[161],"continues":[162],"improved.":[165]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2026-02-25T08:12:03.925757","created_date":"2025-10-10T00:00:00"}