{"id":"https://openalex.org/W4296371102","doi":"https://doi.org/10.1145/3548773","title":"Evaluating Controlled Memory Request Injection for Efficient Bandwidth Utilization and Predictable Execution in Heterogeneous SoCs","display_name":"Evaluating Controlled Memory Request Injection for Efficient Bandwidth Utilization and Predictable Execution in Heterogeneous SoCs","publication_year":2022,"publication_date":"2022-09-19","ids":{"openalex":"https://openalex.org/W4296371102","doi":"https://doi.org/10.1145/3548773"},"language":"en","primary_location":{"id":"doi:10.1145/3548773","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3548773","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/11380/1293044","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000278247","display_name":"Gianluca Brilli","orcid":"https://orcid.org/0000-0003-4387-5774"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gianluca Brilli","raw_affiliation_strings":["Department of \u2018Ingegneria Enzo Ferrari\u2019, University of Modena and Reggio Emilia, Modena, Europe"],"affiliations":[{"raw_affiliation_string":"Department of \u2018Ingegneria Enzo Ferrari\u2019, University of Modena and Reggio Emilia, Modena, Europe","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075342479","display_name":"Roberto Cavicchioli","orcid":"https://orcid.org/0000-0003-0166-0898"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Cavicchioli","raw_affiliation_strings":["Department of Sciences and Methods for Engineering, University of Modena and Reggio Emilia, Europe"],"affiliations":[{"raw_affiliation_string":"Department of Sciences and Methods for Engineering, University of Modena and Reggio Emilia, Europe","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061892505","display_name":"Marco Solieri","orcid":"https://orcid.org/0000-0003-4531-2633"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Solieri","raw_affiliation_strings":["Department of Physics, Informatics and Mathematics, University of Modena and Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Informatics and Mathematics, University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015054071","display_name":"Paolo Valente","orcid":"https://orcid.org/0000-0002-1842-4974"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Valente","raw_affiliation_strings":["Department of Physics, Informatics and Mathematics, University of Modena and Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Informatics and Mathematics, University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["Department of Physics, Informatics and Mathematics, University of Modena and Reggio Emilia, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Physics, Informatics and Mathematics, University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5000278247"],"corresponding_institution_ids":["https://openalex.org/I122346577"],"apc_list":null,"apc_paid":null,"fwci":0.6969,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67318486,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"22","issue":"1","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9011431932449341},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5639849901199341},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5115276575088501},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.48478978872299194},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4770630896091461},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.4451783001422882},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.43469563126564026},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4295620918273926},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3697925806045532},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3494304120540619},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3283081650733948},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26832854747772217},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2044963836669922},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.147376149892807}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9011431932449341},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5639849901199341},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5115276575088501},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.48478978872299194},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4770630896091461},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.4451783001422882},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.43469563126564026},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4295620918273926},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3697925806045532},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3494304120540619},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3283081650733948},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26832854747772217},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2044963836669922},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.147376149892807}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3548773","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3548773","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},{"id":"pmh:oai:iris.unimore.it:11380/1293044","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1293044","pdf_url":null,"source":{"id":"https://openalex.org/S4377196326","display_name":"Iris Unimore (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1293044","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1293044","pdf_url":null,"source":{"id":"https://openalex.org/S4377196326","display_name":"Iris Unimore (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3437061614","display_name":null,"funder_award_id":"ECSEL JU","funder_id":"https://openalex.org/F4320327207","funder_display_name":"Electronic Components and Systems for European Leadership"},{"id":"https://openalex.org/G4992659302","display_name":null,"funder_award_id":"826610","funder_id":"https://openalex.org/F4320327207","funder_display_name":"Electronic Components and Systems for European Leadership"},{"id":"https://openalex.org/G6765085017","display_name":null,"funder_award_id":"101007326","funder_id":"https://openalex.org/F4320327207","funder_display_name":"Electronic Components and Systems for European Leadership"}],"funders":[{"id":"https://openalex.org/F4320327207","display_name":"Electronic Components and Systems for European Leadership","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1604530876","https://openalex.org/W2024105885","https://openalex.org/W2039006298","https://openalex.org/W2061663604","https://openalex.org/W2066719875","https://openalex.org/W2105321788","https://openalex.org/W2111138632","https://openalex.org/W2113283471","https://openalex.org/W2115083135","https://openalex.org/W2120989418","https://openalex.org/W2121631308","https://openalex.org/W2149075075","https://openalex.org/W2344136895","https://openalex.org/W2344607722","https://openalex.org/W2516911560","https://openalex.org/W2618192706","https://openalex.org/W2623448071","https://openalex.org/W2782784892","https://openalex.org/W2791731825","https://openalex.org/W2792667249","https://openalex.org/W2799115326","https://openalex.org/W2903879601","https://openalex.org/W2965627508","https://openalex.org/W2996532023","https://openalex.org/W3011470274","https://openalex.org/W3034539665","https://openalex.org/W3041364017","https://openalex.org/W3104958651","https://openalex.org/W3144371145","https://openalex.org/W4243598353","https://openalex.org/W4251620760","https://openalex.org/W6738254432"],"related_works":["https://openalex.org/W2101387113","https://openalex.org/W1979099492","https://openalex.org/W4206718021","https://openalex.org/W2106293656","https://openalex.org/W4239199056","https://openalex.org/W1964880723","https://openalex.org/W87257424","https://openalex.org/W4233393051","https://openalex.org/W2138610892","https://openalex.org/W2188003270"],"abstract_inverted_index":{"High-performance":[0],"embedded":[1],"platforms":[2],"are":[3],"increasingly":[4],"adopting":[5],"heterogeneous":[6],"systems-on-chip":[7],"(HeSoC)":[8],"that":[9,66,89,125,238],"couple":[10],"multi-core":[11,168],"CPUs":[12],"with":[13,250],"accelerators":[14],"such":[15,181],"as":[16,35,146,152,182],"GPU,":[17],"FPGA,":[18],"or":[19,87],"AI":[20],"engines.":[21],"Adopting":[22],"HeSoCs":[23],"in":[24,44,80,110,163],"the":[25,41,46,58,72,106,136,149,156,164,171,228,231,246,254,259,263],"context":[26,165],"of":[27,105,129,148,166,213,233,248,256],"real-time":[28],"workloads":[29,237],"is":[30,93,119],"not":[31,139],"immediately":[32],"possible,":[33],"though,":[34],"contention":[36],"on":[37,127,216],"shared":[38,73],"resources":[39,75],"like":[40],"memory":[42,48,107,143],"hierarchy\u2014and":[43],"particular":[45],"main":[47,77],"(DRAM)\u2014causes":[49],"unpredictable":[50],"latency":[51],"increase.":[52],"To":[53],"tackle":[54],"this":[55,186],"problem,":[56],"both":[57,214],"research":[59],"community":[60],"and":[61,201,223,230,262],"certification":[62],"authorities":[63],"mandate":[64],"(i)":[65],"accesses":[67],"from":[68],"parallel":[69],"threads":[70,137],"to":[71,141,144,176],"system":[74,180],"(typically,":[76],"memory)":[78],"happen":[79],"a":[81,111,120,130,167,177,210,224],"mutually":[82],"exclusive":[83],"manner":[84],"by":[85],"design,":[86],"(ii)":[88],"per-thread":[90],"bandwidth":[91,108,122,151],"regulation":[92],"enforced.":[94],"Such":[95],"arbitration":[96],"schemes":[97,192,215],"provide":[98],"timing":[99,157],"guarantees,":[100],"but":[101,133,170],"make":[102],"poor":[103],"use":[104,145],"available":[109],"modern":[112],"HeSoC.":[113,184],"Controlled":[114],"Memory":[115],"Request":[116],"Injection":[117],"(CMRI)":[118],"recently-proposed":[121],"limitation":[123],"concept":[124],"builds":[126],"top":[128],"mutually-exclusive":[131],"schedule":[132],"still":[134],"allows":[135],"currently":[138],"entitled":[140],"access":[142],"much":[147],"unused":[150],"possible":[153],"without":[154],"losing":[155],"guarantee.":[158],"CMRI":[159,191,234,249],"has":[160],"been":[161],"discussed":[162],"CPU,":[169],"same":[172],"principle":[173],"applies":[174],"also":[175,244],"more":[178],"complex":[179],"an":[183,219],"In":[185],"article,":[187],"we":[188],"introduce":[189],"two":[190,217],"suitable":[193],"for":[194,235],"HeSoCs:":[195,218],"Voluntary":[196],"Throttling":[197],"via":[198,204],"code":[199],"refactoring":[200],"Bandwidth":[202],"Regulation":[203],"dynamic":[205],"throttling.":[206],"We":[207,243],"extensively":[208],"characterize":[209],"proof-of-concept":[211],"incarnation":[212],"NVIDIA":[220],"Tegra":[221],"TX2":[222],"Xilinx":[225],"UltraScale+,":[226],"highlighting":[227],"benefits":[229],"costs":[232],"synthetic":[236],"model":[239],"worst-case":[240],"DRAM":[241],"access.":[242],"test":[245],"effectiveness":[247],"real":[251],"benchmarks,":[252],"studying":[253],"effect":[255],"interference":[257],"among":[258],"host":[260],"CPU":[261],"accelerators.":[264]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2022-09-20T00:00:00"}