{"id":"https://openalex.org/W4316252356","doi":"https://doi.org/10.1145/3547276.3548513","title":"Register-Pressure Aware Predicator for Length Multiplier of RVV","display_name":"Register-Pressure Aware Predicator for Length Multiplier of RVV","publication_year":2022,"publication_date":"2022-08-29","ids":{"openalex":"https://openalex.org/W4316252356","doi":"https://doi.org/10.1145/3547276.3548513"},"language":"en","primary_location":{"id":"doi:10.1145/3547276.3548513","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3547276.3548513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Workshop Proceedings of the 51st International Conference on Parallel Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065105729","display_name":"Meng-Shiuan Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Shiuan Shih","raw_affiliation_strings":["National Tsing Hua University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065924524","display_name":"Hung-Ming Lai","orcid":"https://orcid.org/0000-0002-8623-0469"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Lai","raw_affiliation_strings":["National Tsing Hua University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034885231","display_name":"Chao-Lin Lee","orcid":"https://orcid.org/0000-0002-4619-3843"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chao-Lin Lee","raw_affiliation_strings":["National Tsing Hua University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047789657","display_name":"Chung-Kai Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Kai Chen","raw_affiliation_strings":["Realtek Semiconductor Corp., Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corp., Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038803698","display_name":"Jenq\u2010Kuen Lee","orcid":"https://orcid.org/0000-0001-9919-6258"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jenq-Kuen Lee","raw_affiliation_strings":["National Tsing Hua University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6998,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69677419,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.773719310760498},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.7406423091888428},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.677081286907196},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6024535894393921},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5729603171348572},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.495524525642395},{"id":"https://openalex.org/keywords/vectorization","display_name":"Vectorization (mathematics)","score":0.464760422706604},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.42521852254867554},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.4182214140892029},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.39881062507629395},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32308804988861084},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1924615502357483},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16941434144973755}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.773719310760498},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.7406423091888428},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.677081286907196},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6024535894393921},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5729603171348572},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.495524525642395},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.464760422706604},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.42521852254867554},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4182214140892029},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.39881062507629395},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32308804988861084},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1924615502357483},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16941434144973755},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3547276.3548513","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3547276.3548513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Workshop Proceedings of the 51st International Conference on Parallel Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2013156670","https://openalex.org/W2023200270","https://openalex.org/W2741830349","https://openalex.org/W2803281868","https://openalex.org/W3206908800"],"related_works":["https://openalex.org/W2378016289","https://openalex.org/W2121941320","https://openalex.org/W2890419659","https://openalex.org/W2980373281","https://openalex.org/W2570625112","https://openalex.org/W1563748761","https://openalex.org/W2128881050","https://openalex.org/W2520139353","https://openalex.org/W2139827696","https://openalex.org/W7941220"],"abstract_inverted_index":{"The":[0,10,28,143,179],"use":[1,47,163],"of":[2,97,157,187,191,204,208],"parallel":[3],"processing":[4,98],"with":[5,50,131,184],"vector":[6,12,45,69,73,84,112,171],"processors":[7],"is":[8,15,114,145],"indispensable.":[9],"RISC-V":[11,33],"extension":[13,19],"(RVV)":[14],"a":[16,34,51,148,185],"highly":[17],"anticipated":[18],"due":[20,106],"to":[21,42,107,119,134],"the":[22,39,68,91,95,101,108,111,120,137,155,158,169,193,205],"demand":[23],"for":[24,140,177],"growing":[25],"AI":[26],"applications.":[27],"modularity":[29],"and":[30,153,161],"extensibility":[31],"make":[32],"popular":[35],"instruction":[36],"set":[37],"in":[38,64,123,174],"industry.":[40],"Compared":[41],"SIMD":[43],"instruction,":[44,62],"instructions":[46,49],"fewer":[48],"larger":[52],"register":[53,109,150,159,195],"size":[54],"which":[55],"can":[56,81,93],"handle":[57],"multiple":[58,83],"registers":[59,85],"within":[60],"one":[61,87],"resulting":[63],"higher":[65],"performance.":[66,121],"With":[67],"grouping":[70],"mechanism":[71],"called":[72],"length":[74,113,172,198],"multiplier":[75,173,199],"(LMUL)":[76],"provided":[77],"by":[78],"RVV,":[79],"RVV":[80],"combine":[82],"into":[86],"group":[88],"so":[89],"that":[90],"processor":[92],"increase":[94],"throughput":[96],"data":[99],"under":[100],"same":[102],"issue":[103],"rate.":[104],"However,":[105],"pressure,":[110],"not":[115],"always":[116],"positively":[117],"relative":[118],"Therefore,":[122],"this":[124],"paper,":[125],"we":[126],"develop":[127],"an":[128],"LMUL":[129,139],"predicator":[130],"register-pressure-aware":[132],"models":[133],"accurately":[135],"assign":[136,168],"proper":[138,170],"different":[141],"programs.":[142],"algorithm":[144,152],"based":[146],"on":[147],"priority-based":[149],"allocation":[151],"considers":[154],"cost":[156],"pressures":[160],"program":[162],"patterns.":[164],"This":[165],"design":[166],"helps":[167],"compile":[175],"time":[176],"RVV.":[178],"experiment":[180],"result":[181],"shows":[182],"that,":[183],"total":[186],"76":[188],"vectorization":[189],"cases":[190],"TSVC,":[192],"proposed":[194],"pressure":[196],"aware":[197],"achieves":[200],"73":[201],"correct":[202],"predictions":[203],"optimal":[206],"value":[207],"Length":[209],"Multiplier.":[210]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}