{"id":"https://openalex.org/W4300851787","doi":"https://doi.org/10.1145/3546000.3546019","title":"A High-Performance Bidirectional Compiler for Conversion Between SystemC and Verilog","display_name":"A High-Performance Bidirectional Compiler for Conversion Between SystemC and Verilog","publication_year":2022,"publication_date":"2022-06-23","ids":{"openalex":"https://openalex.org/W4300851787","doi":"https://doi.org/10.1145/3546000.3546019"},"language":"en","primary_location":{"id":"doi:10.1145/3546000.3546019","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3546000.3546019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th International Conference on High Performance Compilation, Computing and Communications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055845845","display_name":"Chenyu Huang","orcid":"https://orcid.org/0000-0001-6301-2568"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chenyu Huang","raw_affiliation_strings":["Guangdong University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Guangdong University of Technology, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103209489","display_name":"Huaien Gao","orcid":"https://orcid.org/0009-0001-0528-3076"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huaien Gao","raw_affiliation_strings":["School of Integrated Circuits, Guangdong University of Technology, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Guangdong University of Technology, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030746763","display_name":"Yongfeng Zhong","orcid":"https://orcid.org/0009-0001-2575-6803"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongfeng Zhong","raw_affiliation_strings":["Guangdong University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Guangdong University of Technology, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050076555","display_name":"Shuting Cai","orcid":"https://orcid.org/0000-0002-2842-6439"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuting Cai","raw_affiliation_strings":["Guangdong University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Guangdong University of Technology, China","institution_ids":["https://openalex.org/I139024713"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5055845845"],"corresponding_institution_ids":["https://openalex.org/I139024713"],"apc_list":null,"apc_paid":null,"fwci":0.2271,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49711521,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"124","last_page":"130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.983933687210083},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.9286653995513916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.851783037185669},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.713587760925293},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6574355363845825},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6239961981773376},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5475290417671204},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.47085756063461304},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4697314500808716},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4585963785648346},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.432623952627182},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.42515698075294495},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41029101610183716},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.38041746616363525},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20767897367477417},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.06528127193450928}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.983933687210083},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.9286653995513916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.851783037185669},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.713587760925293},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6574355363845825},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6239961981773376},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5475290417671204},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.47085756063461304},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4697314500808716},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4585963785648346},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.432623952627182},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.42515698075294495},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41029101610183716},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.38041746616363525},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20767897367477417},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.06528127193450928},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3546000.3546019","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3546000.3546019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th International Conference on High Performance Compilation, Computing and Communications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1587166803","https://openalex.org/W3208974304","https://openalex.org/W4200328352"],"related_works":["https://openalex.org/W2104183572","https://openalex.org/W2544073398","https://openalex.org/W1831349210","https://openalex.org/W4247397443","https://openalex.org/W2548514518","https://openalex.org/W1540531211","https://openalex.org/W2156965212","https://openalex.org/W2106574988","https://openalex.org/W2802530065","https://openalex.org/W4233602124"],"abstract_inverted_index":{"With":[0],"the":[1,41,51,56,83,99],"continuous":[2],"development":[3],"of":[4,40,59],"chip":[5,9,23],"design":[6,43,57,71],"technology,":[7],"many":[8],"description":[10,31],"languages":[11],"continuously":[12],"emerge.":[13],"Both":[14],"Verilog":[15,25,86],"and":[16,48,72,104],"SystemC":[17,68],"play":[18],"an":[19],"important":[20],"role":[21],"in":[22,37],"description.":[24],"is":[26,89],"a":[27,64],"widely":[28],"used":[29,36],"hardware":[30,42,70],"language":[32],"that":[33],"can":[34],"be":[35],"multiple":[38],"stages":[39],"process,":[44],"including":[45],"modeling,":[46],"synthesis,":[47],"simulation.":[49],"At":[50],"same":[52],"time,":[53],"to":[54,66,77,80,95],"shorten":[55],"cycle":[58],"chips,":[60],"it":[61],"has":[62,101],"become":[63],"trend":[65],"use":[67],"for":[69],"modeling.":[73],"Therefore,":[74],"we":[75],"need":[76],"this":[78],"end":[79],"convert":[81],"between":[82],"two,":[84],"namely":[85],"And":[87],"SystemC(VASC),":[88],"proposed.":[90],"Experiments":[91],"show":[92],"that,":[93],"compared":[94],"existing":[96],"open-source":[97],"tools,":[98],"VASC":[100],"excellent":[102],"accuracy":[103],"faster":[105],"compilation":[106],"speed.":[107]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}