{"id":"https://openalex.org/W4319870720","doi":"https://doi.org/10.1145/3543622.3573192","title":"Regularity Matters: Designing Practical FPGA Switch-Blocks","display_name":"Regularity Matters: Designing Practical FPGA Switch-Blocks","publication_year":2023,"publication_date":"2023-02-10","ids":{"openalex":"https://openalex.org/W4319870720","doi":"https://doi.org/10.1145/3543622.3573192"},"language":"en","primary_location":{"id":"doi:10.1145/3543622.3573192","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3543622.3573192","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3543622.3573192","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3543622.3573192","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085975517","display_name":"Stefan Nikoli\u0107","orcid":"https://orcid.org/0000-0002-6831-1740"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Stefan Nikolic","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-6831-1740","affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-6142-7345","affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":2.0647,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.84368478,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"99","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8996018767356873},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7765482664108276},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7608030438423157},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6366291046142578},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5428301692008972},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.48796409368515015},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.45258578658103943},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44203028082847595},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41577863693237305},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.34584084153175354},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3423073887825012},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3356550931930542},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10951772332191467},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1082378625869751},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07573086023330688},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07431149482727051}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8996018767356873},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7765482664108276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7608030438423157},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6366291046142578},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5428301692008972},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.48796409368515015},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.45258578658103943},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44203028082847595},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41577863693237305},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.34584084153175354},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3423073887825012},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3356550931930542},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10951772332191467},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1082378625869751},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07573086023330688},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07431149482727051},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3543622.3573192","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3543622.3573192","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3543622.3573192","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:308971","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/205344","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"conference proceedings"}],"best_oa_location":{"id":"doi:10.1145/3543622.3573192","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3543622.3573192","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3543622.3573192","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4319870720.pdf","grobid_xml":"https://content.openalex.org/works/W4319870720.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1858858479","https://openalex.org/W1970278706","https://openalex.org/W2048582679","https://openalex.org/W2084512390","https://openalex.org/W2104812993","https://openalex.org/W2105057016","https://openalex.org/W2144853876","https://openalex.org/W3008619650","https://openalex.org/W3033033241","https://openalex.org/W3217476762","https://openalex.org/W4234470675","https://openalex.org/W4299296137","https://openalex.org/W6655900935","https://openalex.org/W6673990620","https://openalex.org/W6808585195"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W2258948885","https://openalex.org/W2039899645","https://openalex.org/W2371342700","https://openalex.org/W2327110311","https://openalex.org/W2363059241","https://openalex.org/W3215187042","https://openalex.org/W266342242","https://openalex.org/W2100439961"],"abstract_inverted_index":{"Several":[0],"techniques":[1],"have":[2],"been":[3],"proposed":[4],"for":[5,8],"automatically":[6],"searching":[7],"FPGA":[9],"switch-blocks":[10,25],"which":[11],"typically":[12],"show":[13],"some":[14],"tangible":[15],"advantage":[16],"over":[17],"the":[18,23,47,65,95,104,117,136],"well-known":[19],"academic":[20],"architectures.":[21],"However,":[22],"resulting":[24],"usually":[26],"exhibit":[27],"high":[28],"levels":[29],"of":[30,106,119,126,130,138],"irregularity,":[31],"in":[32,39,59,90,111,146],"contrast":[33],"with":[34,88,141],"what":[35],"can":[36,54],"be":[37,56],"observed":[38],"a":[40,73,80,143],"typical":[41],"commercial":[42],"architecture.":[43],"One":[44],"wonders":[45],"whether":[46],"architectures":[48,113],"produced":[49],"by":[50,85],"such":[51],"search":[52,83],"methods":[53],"actually":[55],"laid":[57],"out":[58],"an":[60],"efficient":[61],"manner":[62],"while":[63],"retaining":[64],"perceived":[66],"gains.":[67],"In":[68],"this":[69],"work,":[70],"we":[71],"propose":[72],"new":[74],"switch-block":[75],"exploration":[76],"method":[77],"that":[78,94],"enhances":[79],"recently":[81],"published":[82],"algorithm":[84],"combining":[86],"it":[87],"ILP,":[89],"order":[91],"to":[92,135],"guarantee":[93],"obtained":[96],"solution":[97],"satisfies":[98],"arbitrary":[99],"regularity":[100,107],"constraints.":[101],"We":[102],"measure":[103],"impact":[105],"constraints":[108],"commonly":[109],"seen":[110],"industrial":[112],"(such":[114],"as":[115],"limiting":[116],"number":[118],"different":[120],"multiplexer":[121],"sizes":[122],"or":[123],"forced":[124],"sharing":[125],"inputs":[127],"between":[128],"pairs":[129],"multiplexers)":[131],"and":[132],"observe":[133],"benefits":[134],"routability":[137],"complex":[139],"circuits":[140],"only":[142],"limited":[144],"reduction":[145],"performance.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-08-25T07:29:55.448023","created_date":"2025-10-10T00:00:00"}