{"id":"https://openalex.org/W4319870525","doi":"https://doi.org/10.1145/3543622.3573164","title":"Nimblock: Scheduling for Fine-grained FPGA Sharing through Virtualization","display_name":"Nimblock: Scheduling for Fine-grained FPGA Sharing through Virtualization","publication_year":2023,"publication_date":"2023-02-10","ids":{"openalex":"https://openalex.org/W4319870525","doi":"https://doi.org/10.1145/3543622.3573164"},"language":"en","primary_location":{"id":"doi:10.1145/3543622.3573164","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1145/3543622.3573164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056688706","display_name":"Meghna Mandava","orcid":"https://orcid.org/0000-0001-7257-6541"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meghna Mandava","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":"https://orcid.org/0000-0001-7257-6541","affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, Urbana, IL, USA"],"raw_orcid":"https://orcid.org/0000-0002-3016-0270","affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.871447741985321},{"id":"https://openalex.org/keywords/virtualization","display_name":"Virtualization","score":0.7834047079086304},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6448501944541931},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6026595830917358},{"id":"https://openalex.org/keywords/preemption","display_name":"Preemption","score":0.5074078440666199},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5054171085357666},{"id":"https://openalex.org/keywords/full-virtualization","display_name":"Full virtualization","score":0.4609568417072296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42460933327674866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35208040475845337},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24873769283294678},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.15427032113075256}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.871447741985321},{"id":"https://openalex.org/C513985346","wikidata":"https://www.wikidata.org/wiki/Q270471","display_name":"Virtualization","level":3,"score":0.7834047079086304},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6448501944541931},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6026595830917358},{"id":"https://openalex.org/C206952183","wikidata":"https://www.wikidata.org/wiki/Q1193100","display_name":"Preemption","level":2,"score":0.5074078440666199},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5054171085357666},{"id":"https://openalex.org/C47878483","wikidata":"https://www.wikidata.org/wiki/Q848333","display_name":"Full virtualization","level":4,"score":0.4609568417072296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42460933327674866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35208040475845337},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24873769283294678},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.15427032113075256},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3543622.3573164","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1145/3543622.3573164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2134071009","https://openalex.org/W2021257679","https://openalex.org/W2067755938","https://openalex.org/W633976324","https://openalex.org/W2106040863","https://openalex.org/W2934008251","https://openalex.org/W165920943","https://openalex.org/W190436017","https://openalex.org/W2019379525","https://openalex.org/W2554427106"],"abstract_inverted_index":{"As":[0],"FPGAs":[1],"become":[2],"ubiquitous":[3],"compute":[4],"platforms,":[5],"existing":[6],"research":[7],"has":[8],"focused":[9],"on":[10,121,141],"enabling":[11],"virtualization":[12,208],"features":[13],"to":[14,30,50,71,92,101,179,187,193,214,221,229],"facilitate":[15],"fine-grained":[16],"FPGA":[17,36,40,57],"sharing.":[18],"We":[19,45,112,126,176,210],"employ":[20],"an":[21,106],"overlay":[22],"architecture":[23],"which":[24,171],"enables":[25],"arbitrary,":[26],"independent":[27],"user":[28,110],"logic":[29],"share":[31],"portions":[32],"of":[33],"a":[34,89,122,161],"single":[35],"by":[37,58,116,134],"dividing":[38],"the":[39,55,118,142,188],"into":[41],"independently":[42],"reconfigurable":[43],"slots.":[44],"then":[46],"explore":[47],"scheduling":[48,63,90,201],"possibilities":[49],"effectively":[51],"time-":[52],"and":[53,68,75,86,97,130,148,163,167,174,191,219],"space-multiplex":[54],"virtualized":[56],"introducing":[59],"Nimblock.":[60],"The":[61],"Nimblock":[62,82,158],"algorithm":[64,129,159,166,190],"balances":[65],"application":[66,107],"priorities":[67],"performance":[69],"degradation":[70],"improve":[72],"response":[73,183,196,225],"time":[74,184,197],"reduce":[76],"deadline":[77,217],"violations.":[78],"Unlike":[79],"other":[80,169,230],"algorithms,":[81],"explores":[83],"both":[84],"preemption":[85],"pipelining":[87],"as":[88],"parameter":[91],"dynamically":[93],"change":[94],"resource":[95],"allocations,":[96],"automatically":[98],"allocates":[99],"resources":[100],"enable":[102],"suitable":[103],"parallelism":[104],"for":[105],"without":[108],"additional":[109],"input.":[111],"demonstrate":[113,212],"system":[114,120],"feasibility":[115],"realizing":[117],"complete":[119],"Xilinx":[123],"ZCU106":[124],"FPGA.":[125],"evaluate":[127],"our":[128,152,156,207],"validate":[131],"its":[132],"efficacy":[133],"measuring":[135],"results":[136],"from":[137],"real":[138],"workloads":[139],"running":[140],"board":[143],"with":[144],"different":[145],"real-time":[146],"constraints":[147],"priority":[149],"levels.":[150],"In":[151],"exploration,":[153],"we":[154],"compare":[155],"novel":[157],"against":[160],"no-sharing":[162],"no-virtualization":[164],"baseline":[165,189],"three":[168],"algorithms":[170,202],"support":[172,204],"sharing":[173,205],"virtualization.":[175],"achieve":[177],"up":[178,192,213,220],"5x":[180],"lower":[181,223],"average":[182,195],"when":[185,227],"compared":[186,228],"2.1x":[194],"improvement":[198],"over":[199],"competitive":[200],"that":[203],"within":[206],"environment.":[209],"additionally":[211],"49%":[215],"fewer":[216],"violations":[218],"2.6x":[222],"tail":[224],"times":[226],"high-performance":[231],"algorithms.":[232]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}