{"id":"https://openalex.org/W4319870569","doi":"https://doi.org/10.1145/3543622.3573161","title":"Mitigating the Last-Mile Bottleneck: A Two-Step Approach For Faster Commercial FPGA Routing","display_name":"Mitigating the Last-Mile Bottleneck: A Two-Step Approach For Faster Commercial FPGA Routing","publication_year":2023,"publication_date":"2023-02-10","ids":{"openalex":"https://openalex.org/W4319870569","doi":"https://doi.org/10.1145/3543622.3573161"},"language":"en","primary_location":{"id":"doi:10.1145/3543622.3573161","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3543622.3573161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049767764","display_name":"Shashwat Shrivastava","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Shashwat Shrivastava","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0000-0003-3816-0061","affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085975517","display_name":"Stefan Nikoli\u0107","orcid":"https://orcid.org/0000-0002-6831-1740"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Stefan Nikolic","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-6831-1740","affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071220142","display_name":"Chirag Ravishankar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chirag Ravishankar","raw_affiliation_strings":["AMD, Longmont, CO, USA"],"raw_orcid":"https://orcid.org/0000-0002-0672-5374","affiliations":[{"raw_affiliation_string":"AMD, Longmont, CO, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074585636","display_name":"Dinesh Gaitonde","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dinesh Gaitonde","raw_affiliation_strings":["AMD, San Jose, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-8823-9689","affiliations":[{"raw_affiliation_string":"AMD, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045601003","display_name":"Mirjana Stojilovi\u0107","orcid":"https://orcid.org/0000-0001-5649-5020"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Mirjana Stojilovic","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0000-0001-5649-5020","affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"231","last_page":"231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.9026981592178345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7473499178886414},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7042666077613831},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6563438177108765},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6104584336280823},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5527792572975159},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5227254033088684},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.480782687664032},{"id":"https://openalex.org/keywords/mile","display_name":"Mile","score":0.46158745884895325},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.38546887040138245},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36943569779396057},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.2992855906486511},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.1870533525943756}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.9026981592178345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7473499178886414},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7042666077613831},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6563438177108765},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6104584336280823},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5527792572975159},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5227254033088684},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.480782687664032},{"id":"https://openalex.org/C186379835","wikidata":"https://www.wikidata.org/wiki/Q253276","display_name":"Mile","level":2,"score":0.46158745884895325},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.38546887040138245},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36943569779396057},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.2992855906486511},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.1870533525943756},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3543622.3573161","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3543622.3573161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2595172197","https://openalex.org/W2084856301","https://openalex.org/W2127970246","https://openalex.org/W2885125400","https://openalex.org/W1989889224","https://openalex.org/W4382618745","https://openalex.org/W1973775000","https://openalex.org/W2748922771","https://openalex.org/W1987128138","https://openalex.org/W2743976221"],"abstract_inverted_index":{"We":[0,48],"identified":[1],"that":[2,54,70,75],"in":[3,82],"modern":[4],"commercial":[5],"FPGAs,":[6],"routing":[7,44,52,99],"signals":[8,78],"from":[9],"the":[10,14,17,40,46,77,83,87,90,94,101],"general":[11,84],"interconnect":[12,25],"to":[13],"inputs":[15,88],"of":[16,42,63,89],"CLB":[18],"primitives":[19],"through":[20,45,100],"a":[21,29,50],"very":[22],"sparse":[23],"input":[24],"block":[26],"(IIB)":[27],"represents":[28],"significant":[30],"runtime":[31,41],"bottleneck.":[32],"This":[33],"is":[34,74],"despite":[35],"academic":[36],"research":[37],"often":[38],"neglecting":[39],"last-mile":[43,98],"IIB.":[47],"propose":[49],"two-step":[51],"approach":[53],"allows":[55],"resolving":[56],"this":[57],"bottleneck":[58],"by":[59],"leveraging":[60],"massive":[61,72],"parallelism":[62],"today's":[64],"compute":[65],"infrastructure.":[66],"The":[67],"main":[68],"premise":[69],"enables":[71],"parallelization":[73],"once":[76],"are":[79],"legally":[80],"routed":[81],"interconnect-only":[85],"reaching":[86],"IIB,":[91],"but":[92],"not":[93],"final":[95],"targets-the":[96],"remaining":[97],"IIB":[102],"can":[103],"be":[104],"completed":[105],"independently":[106],"for":[107],"each":[108],"FPGA":[109],"tile.":[110]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}