{"id":"https://openalex.org/W4319870527","doi":"https://doi.org/10.1145/3543622.3573150","title":"FreezeTime: Towards System Emulation through Architectural Virtualization","display_name":"FreezeTime: Towards System Emulation through Architectural Virtualization","publication_year":2023,"publication_date":"2023-02-10","ids":{"openalex":"https://openalex.org/W4319870527","doi":"https://doi.org/10.1145/3543622.3573150"},"language":"en","primary_location":{"id":"doi:10.1145/3543622.3573150","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3543622.3573150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002829546","display_name":"Sergiu Mosanu","orcid":"https://orcid.org/0000-0003-0660-8036"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sergiu Mosanu","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA"],"raw_orcid":"https://orcid.org/0000-0003-0660-8036","affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044780544","display_name":"Joshua Fixelle","orcid":"https://orcid.org/0000-0002-1737-0425"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joshua Fixelle","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA"],"raw_orcid":"https://orcid.org/0000-0002-1737-0425","affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074818897","display_name":"Kevin Skadron","orcid":"https://orcid.org/0000-0002-8091-9302"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Skadron","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA"],"raw_orcid":"https://orcid.org/0000-0002-8091-9302","affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068766978","display_name":"Mircea R. Stan","orcid":"https://orcid.org/0000-0003-0577-9976"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mircea Stan","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA"],"raw_orcid":"https://orcid.org/0000-0003-0577-9976","affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002829546"],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01036269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"234","last_page":"234"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8073104023933411},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6313233375549316},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5430431365966797},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5280490517616272},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5205034613609314},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4575485587120056},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.42878642678260803},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4154045581817627},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3982889652252197},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3600466251373291},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34277626872062683},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3206048011779785},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.317817747592926},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.26518023014068604}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8073104023933411},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6313233375549316},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5430431365966797},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5280490517616272},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5205034613609314},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4575485587120056},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.42878642678260803},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4154045581817627},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3982889652252197},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3600466251373291},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34277626872062683},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3206048011779785},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.317817747592926},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.26518023014068604},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3543622.3573150","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3543622.3573150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6200000047683716}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3029446734","https://openalex.org/W3214959647","https://openalex.org/W2155373950","https://openalex.org/W2057195881","https://openalex.org/W2138825797","https://openalex.org/W4243618206","https://openalex.org/W2044064773","https://openalex.org/W2151951695","https://openalex.org/W2376756065","https://openalex.org/W2435226660"],"abstract_inverted_index":{"High-end":[0],"FPGAs":[1],"enable":[2],"architecture":[3,118],"modeling":[4],"through":[5],"emulation":[6,207],"with":[7,86,90,185],"high":[8],"speed":[9,25],"and":[10,17,24,36,39,47,62,65,71,129,159,182],"fidelity.":[11],"However,":[12],"the":[13,21,27,76,82,117,120,132,138,141,168,186,194,198],"available":[14],"reconfigurable":[15],"logic":[16],"memory":[18,41,162,187,199],"resources":[19],"limit":[20],"size,":[22],"complexity,":[23],"of":[26,116,156,178],"emulated":[28,126],"target":[29],"designs.":[30],"The":[31,216],"challenge":[32],"is":[33,218],"to":[34,75,93,103,144,165],"map":[35,166],"model":[37,94],"large":[38,45,164],"fast":[40],"hierarchies,":[42],"such":[43,55,68],"as":[44,56,69],"caches":[46],"mixed":[48],"main":[49],"memory,":[50,184],"various":[51],"heterogeneous":[52],"computation":[53],"instances,":[54],"CPUs,":[57],"GPUs,":[58],"AI/ML":[59],"processing":[60],"units":[61],"accelerator":[63],"cores,":[64],"communication":[66],"infrastructure,":[67],"buses":[70],"networks.":[72],"In":[73],"addition":[74],"spatial":[77],"dimension,":[78,84],"this":[79,148],"work":[80,217],"uses":[81],"temporal":[83],"implemented":[85],"architectural":[87],"multiplexing":[88],"coupled":[89],"block-level":[91],"synchronization,":[92],"a":[95,114,124,152,157,174,179],"complete":[96],"system-on-chip":[97],"architecture.":[98],"Our":[99],"approach":[100],"presents":[101],"mechanisms":[102],"abstract":[104],"instance":[105],"plurality":[106],"while":[107,211],"preserving":[108],"timing":[109],"in":[110],"sync.":[111],"With":[112],"only":[113],"subset":[115],"on":[119,140,167],"FPGA,":[121],"we":[122,172,204],"freeze":[123,193],"whole":[125],"module's":[127],"activity":[128],"state":[130],"during":[131],"additional":[133],"time":[134],"intervals":[135],"necessary":[136],"for":[137],"action":[139],"virtualized":[142],"modules":[143],"elapse.":[145],"We":[146],"demonstrate":[147],"technique":[149],"by":[150],"emulating":[151],"hypothetical":[153],"system":[154],"consisting":[155,177],"processor":[158,181],"an":[160],"SRAM":[161],"too":[163],"FPGA.":[169],"For":[170,201],"this,":[171],"modify":[173],"LiteX-generated":[175],"SoC":[176],"VexRISC-V":[180],"DDR":[183],"controller":[188],"issuing":[189],"stall":[190],"signals":[191],"that":[192],"processor,":[195],"effectively":[196],"''hiding''":[197],"latency.":[200],"Linux":[202],"boot,":[203],"measure":[205],"significant":[206],"vs.":[208],"simulation":[209,214],"speedup":[210],"matching":[212],"RTL":[213],"accuracy.":[215],"open-sourced.":[219]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}