{"id":"https://openalex.org/W4319870499","doi":"https://doi.org/10.1145/3543622.3573135","title":"Towards a Machine Learning Approach to Predicting the Difficulty of FPGA Routing Problems","display_name":"Towards a Machine Learning Approach to Predicting the Difficulty of FPGA Routing Problems","publication_year":2023,"publication_date":"2023-02-10","ids":{"openalex":"https://openalex.org/W4319870499","doi":"https://doi.org/10.1145/3543622.3573135"},"language":"en","primary_location":{"id":"doi:10.1145/3543622.3573135","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3543622.3573135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057765982","display_name":"Andrew David Gunter","orcid":"https://orcid.org/0000-0003-2541-5125"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew David Gunter","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":"https://orcid.org/0000-0003-2541-5125","affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-1241-6690","affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"231","last_page":"231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7838430404663086},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7237343192100525},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7113507986068726},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6913058757781982},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6887539029121399},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.6461113691329956},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5503909587860107},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.5205567479133606},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4027850329875946},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.3913037180900574},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3508402407169342},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3399111032485962},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16484087705612183}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7838430404663086},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7237343192100525},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7113507986068726},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6913058757781982},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6887539029121399},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.6461113691329956},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5503909587860107},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.5205567479133606},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4027850329875946},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.3913037180900574},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3508402407169342},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3399111032485962},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16484087705612183},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3543622.3573135","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3543622.3573135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2130626635","https://openalex.org/W4250593837","https://openalex.org/W2081591578","https://openalex.org/W3152386622","https://openalex.org/W2014162718","https://openalex.org/W2163359408","https://openalex.org/W2140896055","https://openalex.org/W2040311870","https://openalex.org/W4245571887","https://openalex.org/W2171981275"],"abstract_inverted_index":{"In":[0],"this":[1],"poster,":[2],"we":[3],"present":[4],"a":[5,18,24,28,74,86,103,107,112,168],"Machine":[6],"Learning":[7,139],"(ML)":[8],"technique":[9,32],"to":[10,22,40,55,70,84,96,125],"predict":[11,41],"the":[12,43,58,94,99,120,136],"number":[13,76],"of":[14,77,149,154],"iterations":[15,51],"needed":[16],"for":[17,64],"Pathfinder-based":[19],"FPGA":[20,156],"router":[21],"complete":[23],"routing":[25,38,65],"problem.":[26],"Given":[27],"placed":[29],"circuit,":[30],"our":[31,117,128],"uses":[33],"features":[34],"gathered":[35],"on":[36,135],"each":[37],"iteration":[39],"if":[42],"circuit":[44,100,109],"is":[45],"routable":[46,164],"and":[47,166],"how":[48],"many":[49],"more":[50,163],"will":[52],"be":[53,71],"required":[54],"successfully":[56,160],"route":[57,88],"circuit.":[59],"This":[60,142],"enables":[61],"early":[62,80,152,171],"exit":[63,81,172],"problems":[66],"which":[67],"are":[68],"unlikely":[69],"completed":[72],"in":[73,119],"target":[75],"iterations.":[78],"Such":[79],"may":[82],"help":[83],"achieve":[85],"successful":[87],"within":[89],"tractable":[90],"time":[91,147],"by":[92],"allowing":[93],"user":[95],"quickly":[97],"retry":[98],"compilation":[101],"with":[102,144],"different":[104,113],"random":[105],"seed,":[106],"modified":[108],"design,":[110],"or":[111],"FPGA.":[114],"We":[115],"demonstrate":[116],"predictor":[118,130],"VTR":[121],"8":[122],"framework;":[123],"compared":[124],"VTR's":[126],"predictor,":[127],"ML":[129],"incurs":[131],"lower":[132],"prediction":[133],"errors":[134],"Koios":[137],"Deep":[138],"benchmark":[140],"suite.":[141],"corresponds":[143],"an":[145],"approximate":[146],"saving":[148],"48%":[150],"from":[151],"rejection":[153],"unroutable":[155],"designs":[157,165],"while":[158],"also":[159],"completing":[161],"5%":[162],"having":[167],"93%":[169],"shorter":[170],"latency.":[173]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}