{"id":"https://openalex.org/W4319870551","doi":"https://doi.org/10.1145/3543622.3573045","title":"FPGA Mux Usage and Routability Estimates without Explicit Routing","display_name":"FPGA Mux Usage and Routability Estimates without Explicit Routing","publication_year":2023,"publication_date":"2023-02-10","ids":{"openalex":"https://openalex.org/W4319870551","doi":"https://doi.org/10.1145/3543622.3573045"},"language":"en","primary_location":{"id":"doi:10.1145/3543622.3573045","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3543622.3573045","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3543622.3573045","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3543622.3573045","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076157491","display_name":"Jonathan Greene","orcid":"https://orcid.org/0000-0002-7038-6629"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jonathan W. Greene","raw_affiliation_strings":["University of California at Berkeley & Cambios Computing LLC, Berkeley, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-7038-6629","affiliations":[{"raw_affiliation_string":"University of California at Berkeley & Cambios Computing LLC, Berkeley, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5076157491"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6388,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66325622,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8796305656433105},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8374664783477783},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.8106759786605835},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7771046161651611},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7502673268318176},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6125163435935974},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5272150039672852},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.45187872648239136},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37654075026512146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3635809123516083},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34967347979545593},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.19178196787834167},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.17332124710083008},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06938174366950989}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8796305656433105},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8374664783477783},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.8106759786605835},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7771046161651611},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7502673268318176},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6125163435935974},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5272150039672852},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.45187872648239136},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37654075026512146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3635809123516083},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34967347979545593},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.19178196787834167},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.17332124710083008},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06938174366950989},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3543622.3573045","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3543622.3573045","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3543622.3573045","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3543622.3573045","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3543622.3573045","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3543622.3573045","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4319870551.pdf"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W1843696568","https://openalex.org/W1993768444","https://openalex.org/W2011786775","https://openalex.org/W2014933232","https://openalex.org/W2017603577","https://openalex.org/W2020899710","https://openalex.org/W2024174517","https://openalex.org/W2029830880","https://openalex.org/W2059674565","https://openalex.org/W2069036239","https://openalex.org/W2105057016","https://openalex.org/W2105831729","https://openalex.org/W2109677689","https://openalex.org/W2120219653","https://openalex.org/W2140646848","https://openalex.org/W2147830924","https://openalex.org/W2883647869","https://openalex.org/W2906305792","https://openalex.org/W2912837579","https://openalex.org/W3003845102","https://openalex.org/W3033033241","https://openalex.org/W4212788429"],"related_works":["https://openalex.org/W3146360095","https://openalex.org/W4246691826","https://openalex.org/W4238119721","https://openalex.org/W2184011203","https://openalex.org/W2149224531","https://openalex.org/W4247716783","https://openalex.org/W2137646787","https://openalex.org/W2160885658","https://openalex.org/W2098791961","https://openalex.org/W2144164383"],"abstract_inverted_index":{"A":[0],"new":[1],"algorithm":[2,20],"is":[3,78,96],"proposed":[4],"to":[5,29,58,65,82,87,102],"rapidly":[6],"evaluate":[7],"an":[8,36,40],"FPGA":[9,52],"routing":[10,16],"architecture":[11],"without":[12],"need":[13],"of":[14,27,35,45,48],"explicitly":[15],"benchmark":[17],"applications.":[18],"The":[19,61],"takes":[21],"as":[22],"input":[23],"a":[24,33],"probability":[25],"distribution":[26],"nets":[28],"be":[30],"accommodated":[31],"and":[32,74,91],"description":[34],"architecture.":[37],"It":[38],"produces":[39],"estimate":[41],"for":[42,89],"the":[43,51,59,83],"usage":[44],"each":[46],"type":[47],"mux":[49],"in":[50,71,80],"(including":[53],"intra-cluster":[54],"muxes),":[55],"valuable":[56],"feedback":[57],"architect.":[60],"estimates":[62],"are":[63],"shown":[64],"correlate":[66],"with":[67],"actual":[68],"routed":[69],"applications":[70],"both":[72],"academic":[73],"commercial":[75],"architectures.":[76],"This":[77],"due":[79],"part":[81],"algorithm's":[84],"novel":[85],"ability":[86],"account":[88],"long":[90],"multi-fanout":[92],"nets.":[93],"Run":[94],"time":[95],"reduced":[97],"by":[98],"applying":[99],"periodic":[100],"graphs":[101],"model":[103],"FPGAs'":[104],"regular":[105],"structure.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-01-20T17:24:06.736184","created_date":"2025-10-10T00:00:00"}