{"id":"https://openalex.org/W4302911510","doi":"https://doi.org/10.1145/3538969.3544423","title":"On Secure and Side-Channel Resistant Hardware Implementations of Post-Quantum Cryptography","display_name":"On Secure and Side-Channel Resistant Hardware Implementations of Post-Quantum Cryptography","publication_year":2022,"publication_date":"2022-08-17","ids":{"openalex":"https://openalex.org/W4302911510","doi":"https://doi.org/10.1145/3538969.3544423"},"language":"en","primary_location":{"id":"doi:10.1145/3538969.3544423","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3538969.3544423","pdf_url":null,"source":{"id":"https://openalex.org/S4363608926","display_name":"Proceedings of the 17th International Conference on Availability, Reliability and Security","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th International Conference on Availability, Reliability and Security","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102009594","display_name":"Petr Jedli\u010dka","orcid":"https://orcid.org/0000-0003-0166-7088"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Petr Jedlicka","raw_affiliation_strings":["Brno University of Technology, FEEC, Department of Telecommunications, Technicka 12, 61200 Brno, Czech Republic, Czechia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brno University of Technology, FEEC, Department of Telecommunications, Technicka 12, 61200 Brno, Czech Republic, Czechia","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033989681","display_name":"Luk\u00e1\u0161 Malina","orcid":"https://orcid.org/0000-0002-7208-2514"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Lukas Malina","raw_affiliation_strings":["Brno University of Technology, FEEC, Department of Telecommunications, Technicka 12, 61200 Brno, Czech Republic, Czechia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brno University of Technology, FEEC, Department of Telecommunications, Technicka 12, 61200 Brno, Czech Republic, Czechia","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069771451","display_name":"Petr Socha","orcid":"https://orcid.org/0000-0003-1219-4677"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Petr Socha","raw_affiliation_strings":["Czech Technical University in Prague, Faculty of Information Technology, Dept. of Digital Design, Czechia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague, Faculty of Information Technology, Dept. of Digital Design, Czechia","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087700553","display_name":"Tom\u00e1\u0161 Gerlich","orcid":"https://orcid.org/0000-0001-8282-7180"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Tomas Gerlich","raw_affiliation_strings":["Brno University of Technology, FEEC, Department of Telecommunications, Technicka 12, 61200 Brno, Czech Republic, Czechia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brno University of Technology, FEEC, Department of Telecommunications, Technicka 12, 61200 Brno, Czech Republic, Czechia","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000738023","display_name":"Zden\u011bk Martin\u00e1sek","orcid":"https://orcid.org/0000-0002-6504-5619"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Zdenek Martinasek","raw_affiliation_strings":["Brno University of Technology, FEEC, Department of Telecommunications, Technicka 12, 61200 Brno, Czech Republic, Czechia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brno University of Technology, FEEC, Department of Telecommunications, Technicka 12, 61200 Brno, Czech Republic, Czechia","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027693776","display_name":"Jan Hajn\u00fd","orcid":"https://orcid.org/0000-0003-2831-1073"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jan Hajny","raw_affiliation_strings":["Brno University of Technology, FEEC, Department of Telecommunications, Technicka 12, 61200 Brno, Czech Republic, Czechia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brno University of Technology, FEEC, Department of Telecommunications, Technicka 12, 61200 Brno, Czech Republic, Czechia","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7267,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.7155049,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7846977710723877},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7685995697975159},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7499973773956299},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.7160913944244385},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.5605446696281433},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5487074851989746},{"id":"https://openalex.org/keywords/countermeasure","display_name":"Countermeasure","score":0.5240409970283508},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.4931725859642029},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4886220097541809},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.33372414112091064},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32263582944869995},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09574276208877563}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7846977710723877},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7685995697975159},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7499973773956299},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.7160913944244385},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.5605446696281433},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5487074851989746},{"id":"https://openalex.org/C21593369","wikidata":"https://www.wikidata.org/wiki/Q1032176","display_name":"Countermeasure","level":2,"score":0.5240409970283508},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.4931725859642029},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4886220097541809},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.33372414112091064},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32263582944869995},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09574276208877563},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3538969.3544423","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3538969.3544423","pdf_url":null,"source":{"id":"https://openalex.org/S4363608926","display_name":"Proceedings of the 17th International Conference on Availability, Reliability and Security","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th International Conference on Availability, Reliability and Security","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Partnerships for the goals","id":"https://metadata.un.org/sdg/17"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1536729852","https://openalex.org/W1584807987","https://openalex.org/W1628272610","https://openalex.org/W1629850749","https://openalex.org/W1881694999","https://openalex.org/W1994429123","https://openalex.org/W2012478492","https://openalex.org/W2026761204","https://openalex.org/W2060389684","https://openalex.org/W2085992264","https://openalex.org/W2088933337","https://openalex.org/W2107937248","https://openalex.org/W2141841663","https://openalex.org/W2164584813","https://openalex.org/W2175377689","https://openalex.org/W2247006822","https://openalex.org/W2297849120","https://openalex.org/W2415569705","https://openalex.org/W2417516518","https://openalex.org/W2571657973","https://openalex.org/W2785890835","https://openalex.org/W2806945350","https://openalex.org/W2889076512","https://openalex.org/W2899031083","https://openalex.org/W2911363511","https://openalex.org/W2921595925","https://openalex.org/W2988330033","https://openalex.org/W3030932237","https://openalex.org/W3159164431","https://openalex.org/W3209954014","https://openalex.org/W3210051033","https://openalex.org/W3212418903","https://openalex.org/W4229941893"],"related_works":["https://openalex.org/W2158491338","https://openalex.org/W2807901368","https://openalex.org/W2133733652","https://openalex.org/W2072658171","https://openalex.org/W2606392311","https://openalex.org/W2320042380","https://openalex.org/W4385956668","https://openalex.org/W2121017442","https://openalex.org/W1790664656","https://openalex.org/W2922420188"],"abstract_inverted_index":{"Currently,":[0],"many":[1],"post-quantum":[2],"cryptography":[3,56],"schemes":[4,118],"have":[5],"been":[6],"implemented":[7,114],"on":[8,28,54,60,77,115,119],"various":[9,46,78],"hardware":[10,24,36],"platforms":[11],"in":[12,18],"order":[13],"to":[14,102],"provide":[15],"efficient":[16],"solutions":[17],"cybersecurity":[19],"services.":[20],"As":[21],"researchers":[22],"and":[23,33,92,109,132],"developers":[25,103],"focus":[26],"primarily":[27],"designs":[29],"providing":[30],"small":[31],"latency":[32],"requiring":[34],"fewer":[35],"resources,":[37],"their":[38],"implementations":[39,57,73,86],"could":[40,74],"seldom":[41],"omit":[42],"protection":[43],"techniques":[44],"against":[45],"physical":[47],"attacks.":[48],"This":[49],"paper":[50],"studies":[51],"potential":[52],"attacks":[53,108],"the":[55,84,104],"that":[58,111,136],"run":[59],"Field-Programmable":[61],"Gate":[62],"Array":[63],"(FPGA)":[64],"platforms.":[65,79,121],"We":[66],"mainly":[67],"analyze":[68],"how":[69],"Post-Quantum":[70],"Cryptography":[71],"(PQC)":[72],"be":[75,113],"vulnerable":[76],"Further,":[80],"we":[81,123],"aim":[82],"at":[83],"FPGA-based":[85],"of":[87,90,107,127],"National":[88],"Institute":[89],"Standards":[91],"Technology":[93],"(NIST)\u2019s":[94],"PQC":[95,117],"competition":[96],"finalists.":[97],"Our":[98],"study":[99],"should":[100],"present":[101,124],"current":[105],"overview":[106],"countermeasures":[110],"can":[112],"specific":[116],"FPGA":[120],"Moreover,":[122],"novel":[125],"implementation":[126],"one":[128],"universal":[129],"countermeasure":[130],"component":[131],"reveal":[133],"additional":[134],"resources":[135],"are":[137],"needed.":[138]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}