{"id":"https://openalex.org/W4281625078","doi":"https://doi.org/10.1145/3535044.3535051","title":"A single-source C++20 HLS flow for function evaluation on FPGA and beyond.","display_name":"A single-source C++20 HLS flow for function evaluation on FPGA and beyond.","publication_year":2022,"publication_date":"2022-06-08","ids":{"openalex":"https://openalex.org/W4281625078","doi":"https://doi.org/10.1145/3535044.3535051"},"language":"en","primary_location":{"id":"doi:10.1145/3535044.3535051","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3535044.3535051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038877852","display_name":"Luc Forget","orcid":"https://orcid.org/0000-0003-0494-9945"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luc Forget","raw_affiliation_strings":["AMD, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, United States","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032969334","display_name":"Gauthier Harnisch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gauthier Harnisch","raw_affiliation_strings":["AMD, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, United States","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061069907","display_name":"Ronan Keryell","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ronan Keryell","raw_affiliation_strings":["AMD, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, United States","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035966925","display_name":"Florent de Dinechin","orcid":"https://orcid.org/0000-0003-4927-3301"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I48430043","display_name":"Institut National des Sciences Appliqu\u00e9es de Lyon","ror":"https://ror.org/050jn9y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I203339264","https://openalex.org/I48430043"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Florent de Dinechin","raw_affiliation_strings":["CITI, INSA de Lyon, universit\u00e9 de Lyon, INRIA, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CITI, INSA de Lyon, universit\u00e9 de Lyon, INRIA, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I48430043"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3044,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58359472,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7657138109207153},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7552295923233032},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7379218339920044},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.634184718132019},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5939674377441406},{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.5679126977920532},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.503736674785614},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.5032958388328552},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.49449941515922546},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46828576922416687},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37059858441352844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3442882001399994},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3436529040336609},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3326215445995331},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09026521444320679}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7657138109207153},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7552295923233032},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7379218339920044},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.634184718132019},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5939674377441406},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.5679126977920532},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.503736674785614},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.5032958388328552},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.49449941515922546},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46828576922416687},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37059858441352844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3442882001399994},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3436529040336609},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3326215445995331},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09026521444320679},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3535044.3535051","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3535044.3535051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4230703500","display_name":"Improving Predictability of Numerical Computations","funder_award_id":"ANR-18-CE46-0011","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"}],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W65339224","https://openalex.org/W1540584048","https://openalex.org/W2001254103","https://openalex.org/W2018758602","https://openalex.org/W2047995285","https://openalex.org/W2071812325","https://openalex.org/W2111730172","https://openalex.org/W2111737434","https://openalex.org/W2277421955","https://openalex.org/W2899063892","https://openalex.org/W2949543509","https://openalex.org/W2955474694","https://openalex.org/W2961292910","https://openalex.org/W2981849318","https://openalex.org/W2981980078","https://openalex.org/W3016829100","https://openalex.org/W3122286897","https://openalex.org/W3185317953"],"related_works":["https://openalex.org/W2531450434","https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W1490270176","https://openalex.org/W2159022270","https://openalex.org/W282396022","https://openalex.org/W2507786429","https://openalex.org/W2187417806","https://openalex.org/W2210370345"],"abstract_inverted_index":{"This":[0,17,50],"paper":[1],"presents":[2],"a":[3,13,22],"framework":[4,18],"to":[5,26,36,42,75,92],"reuse":[6],"the":[7,44,60,72,78,81,85,90,98],"intelligence":[8],"of":[9,80],"RTL":[10],"generators":[11],"in":[12,84],"single-source":[14],"HLS":[15],"setting.":[16],"is":[19,52],"illustrated":[20],"by":[21],"C++":[23],"fixed-point":[24],"library":[25,45],"generate":[27,93],"mathematical":[28],"function":[29,95],"evaluator.":[30],"A":[31],"compiler":[32],"flow":[33,51],"from":[34],"C++20":[35],"Vivado":[37],"IPs":[38],"has":[39],"been":[40],"developed":[41],"make":[43],"usable":[46],"with":[47],"Vitis":[48],"HLS.":[49],"demonstrated":[53],"on":[54],"two":[55],"applications:":[56],"an":[57],"adder":[58],"for":[59],"logarithmic":[61],"number":[62],"system,":[63],"and":[64],"additive":[65],"sound":[66],"synthesis.":[67],"These":[68],"experiments":[69],"show":[70],"that":[71],"approach":[73],"allows":[74],"easily":[76],"tune":[77],"precision":[79],"types":[82],"used":[83],"application.":[86],"They":[87],"also":[88],"demonstrate":[89],"ability":[91],"arbitrary":[94],"evaluator":[96],"at":[97],"required":[99],"precision.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-22T08:00:12.763002","created_date":"2025-10-10T00:00:00"}