{"id":"https://openalex.org/W4285676414","doi":"https://doi.org/10.1145/3531437.3539724","title":"3D IC Tier Partitioning of Memory Macros: PPA vs. Thermal Tradeoffs","display_name":"3D IC Tier Partitioning of Memory Macros: PPA vs. Thermal Tradeoffs","publication_year":2022,"publication_date":"2022-07-16","ids":{"openalex":"https://openalex.org/W4285676414","doi":"https://doi.org/10.1145/3531437.3539724"},"language":"en","primary_location":{"id":"doi:10.1145/3531437.3539724","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3531437.3539724","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3531437.3539724","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3531437.3539724","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007481878","display_name":"Lingjun Zhu","orcid":"https://orcid.org/0000-0003-1520-0796"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lingjun Zhu","raw_affiliation_strings":["Georgia Institute of Technology, United States"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, United States","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051040561","display_name":"Nesara Eranna Bethur","orcid":"https://orcid.org/0000-0001-7297-9738"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nesara Eranna Bethur","raw_affiliation_strings":["Georgia Institute of Technology, United States"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, United States","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021997733","display_name":"Yi\u2010Chen Lu","orcid":"https://orcid.org/0000-0003-1481-9167"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yi-Chen Lu","raw_affiliation_strings":["Georgia Institute of Technology, United States"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, United States","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084691051","display_name":"Youngsang Cho","orcid":"https://orcid.org/0000-0002-0905-7295"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsang Cho","raw_affiliation_strings":["Samsung Electronics, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Republic of Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113666664","display_name":"Yunhyeok Im","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yunhyeok Im","raw_affiliation_strings":["Samsung Electronics, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Republic of Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["Georgia Institute of Technology, United States"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, United States","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5007481878"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.4575,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.60155746,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7393553256988525},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6367870569229126},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43673771619796753},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.42905905842781067},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.4280019998550415},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.410114049911499},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3347967267036438},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24643436074256897},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13515770435333252},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10714900493621826},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.10413581132888794},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09140446782112122}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7393553256988525},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6367870569229126},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43673771619796753},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.42905905842781067},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.4280019998550415},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.410114049911499},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3347967267036438},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24643436074256897},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13515770435333252},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10714900493621826},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.10413581132888794},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09140446782112122}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3531437.3539724","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3531437.3539724","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3531437.3539724","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3531437.3539724","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3531437.3539724","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3531437.3539724","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Responsible consumption and production","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/12"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4285676414.pdf","grobid_xml":"https://content.openalex.org/works/W4285676414.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W2050837404","https://openalex.org/W2154462472","https://openalex.org/W2613501204","https://openalex.org/W3003658113","https://openalex.org/W3162727592","https://openalex.org/W4233649229"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W4239992647","https://openalex.org/W2076325756","https://openalex.org/W81423522","https://openalex.org/W2150013480","https://openalex.org/W2488264085","https://openalex.org/W1509860481","https://openalex.org/W4386206750","https://openalex.org/W2086716781","https://openalex.org/W2022510519"],"abstract_inverted_index":{"Micro-bump":[0],"and":[1,9,36,47,62],"hybrid":[2],"bonding":[3],"technologies":[4],"have":[5],"enabled":[6],"3D":[7,28,51,72,89,109],"ICs":[8,90,110],"provided":[10],"remarkable":[11],"performance":[12,46,86],"gain,":[13],"but":[14],"the":[15,26,38,45,78,85,96,108],"memory":[16],"macro":[17,42,80],"partitioning":[18,43,60,81],"problem":[19],"also":[20],"becomes":[21],"more":[22],"complicated":[23],"due":[24],"to":[25,67,93],"limited":[27],"connection":[29],"density.":[30],"In":[31,53],"this":[32],"paper,":[33],"we":[34,55],"evaluate":[35],"quantify":[37],"impacts":[39],"of":[40,59,87,98],"various":[41],"on":[44],"temperature":[48,100],"in":[49],"commercial-grade":[50],"ICs.":[52,73],"addition,":[54],"propose":[56],"a":[57,63],"set":[58],"guidelines":[61],"quick":[64],"constraint-graph-based":[65],"approach":[66],"create":[68],"floorplans":[69],"for":[70],"logic-on-memory":[71,88],"Experimental":[74],"results":[75],"show":[76],"that":[77],"optimized":[79],"can":[82],"help":[83],"improve":[84],"by":[91],"up":[92],"15%,":[94],"at":[95],"cost":[97],"8\u00b0C":[99],"increase.":[101],"Assuming":[102],"air":[103],"cooling,":[104],"our":[105],"simulation":[106],"shows":[107],"are":[111],"thermally":[112],"sustainable":[113],"with":[114],"97\u00b0C":[115],"maximum":[116],"temperature.":[117]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}