{"id":"https://openalex.org/W4281649719","doi":"https://doi.org/10.1145/3526241.3530834","title":"Survey of Machine Learning for Electronic Design Automation","display_name":"Survey of Machine Learning for Electronic Design Automation","publication_year":2022,"publication_date":"2022-06-02","ids":{"openalex":"https://openalex.org/W4281649719","doi":"https://doi.org/10.1145/3526241.3530834"},"language":"en","primary_location":{"id":"doi:10.1145/3526241.3530834","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3526241.3530834","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3526241.3530834","source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3526241.3530834","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084274584","display_name":"Kevin Immanuel Gubbi","orcid":"https://orcid.org/0000-0003-1745-0457"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kevin Immanuel Gubbi","raw_affiliation_strings":["University of California, Davis, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076712777","display_name":"Sayed Aresh Beheshti-Shirazi","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sayed Aresh Beheshti-Shirazi","raw_affiliation_strings":["George Mason University, Fairfax, VA, USA"],"affiliations":[{"raw_affiliation_string":"George Mason University, Fairfax, VA, USA","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086648779","display_name":"Tyler Sheaves","orcid":"https://orcid.org/0000-0003-0163-5449"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tyler Sheaves","raw_affiliation_strings":["University of California, Davis, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016438213","display_name":"Soheil Salehi","orcid":"https://orcid.org/0000-0001-5998-8795"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soheil Salehi","raw_affiliation_strings":["University of California, Davis, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110615104","display_name":"Sai Manoj PD","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Manoj PD","raw_affiliation_strings":["George Mason University, Fairfax, VA, USA"],"affiliations":[{"raw_affiliation_string":"George Mason University, Fairfax, VA, USA","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103033046","display_name":"Setareh Rafatirad","orcid":"https://orcid.org/0000-0003-2035-8512"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Setareh Rafatirad","raw_affiliation_strings":["University of California, Davis, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060036961","display_name":"Avesta Sasan","orcid":"https://orcid.org/0000-0002-4052-8075"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Avesta Sasan","raw_affiliation_strings":["University of California, Davis, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047382437","display_name":"Houman Homayoun","orcid":"https://orcid.org/0000-0001-8904-4699"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Houman Homayoun","raw_affiliation_strings":["University of California, Davis, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5084274584"],"corresponding_institution_ids":["https://openalex.org/I84218800"],"apc_list":null,"apc_paid":null,"fwci":7.999,"has_fulltext":true,"cited_by_count":27,"citation_normalized_percentile":{"value":0.98831478,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"513","last_page":"518"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.8319379091262817},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.7220558524131775},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6756151914596558},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6565954685211182},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6501482129096985},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5610015392303467},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5560085773468018},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.533240556716919},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5144427418708801},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.47293806076049805},{"id":"https://openalex.org/keywords/computer-aided-design","display_name":"Computer Aided Design","score":0.443612664937973},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3994331955909729},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3712218999862671},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.30409514904022217},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21440759301185608},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.1953311562538147}],"concepts":[{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.8319379091262817},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.7220558524131775},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6756151914596558},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6565954685211182},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6501482129096985},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5610015392303467},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5560085773468018},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.533240556716919},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5144427418708801},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.47293806076049805},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.443612664937973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3994331955909729},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3712218999862671},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.30409514904022217},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21440759301185608},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.1953311562538147},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3526241.3530834","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3526241.3530834","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3526241.3530834","source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3526241.3530834","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3526241.3530834","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3526241.3530834","source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3799197579","display_name":null,"funder_award_id":"#2030859","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7698193007","display_name":null,"funder_award_id":"2030859","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G848032724","display_name":null,"funder_award_id":"Science","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4281649719.pdf","grobid_xml":"https://content.openalex.org/works/W4281649719.grobid-xml"},"referenced_works_count":33,"referenced_works":["https://openalex.org/W2120463846","https://openalex.org/W2121427769","https://openalex.org/W2570771846","https://openalex.org/W2625108149","https://openalex.org/W2807453315","https://openalex.org/W2898127029","https://openalex.org/W2900015380","https://openalex.org/W2911181151","https://openalex.org/W2945706499","https://openalex.org/W2985324865","https://openalex.org/W2987728453","https://openalex.org/W2997292582","https://openalex.org/W2998169401","https://openalex.org/W3008874174","https://openalex.org/W3013164405","https://openalex.org/W3013366513","https://openalex.org/W3042656512","https://openalex.org/W3114980887","https://openalex.org/W3116677748","https://openalex.org/W3126431167","https://openalex.org/W3171752851","https://openalex.org/W3176132976","https://openalex.org/W3178876530","https://openalex.org/W3204092574","https://openalex.org/W4206230517","https://openalex.org/W4206498803","https://openalex.org/W4212862653","https://openalex.org/W4214626551","https://openalex.org/W4249923719","https://openalex.org/W6749746227","https://openalex.org/W6751666046","https://openalex.org/W6784476930","https://openalex.org/W6804819049"],"related_works":["https://openalex.org/W2138401961","https://openalex.org/W2743305891","https://openalex.org/W4388721364","https://openalex.org/W3205162826","https://openalex.org/W2122028826","https://openalex.org/W4321510758","https://openalex.org/W4389672975","https://openalex.org/W2110346573","https://openalex.org/W2154454108","https://openalex.org/W2610167993"],"abstract_inverted_index":{"An":[0],"increase":[1],"in":[2,9,26,84,125],"demand":[3],"for":[4,60,102],"semiconductor":[5],"ICs,":[6],"recent":[7],"advancements":[8],"machine":[10,66],"learning,":[11],"and":[12,37,42,53,58,109,120],"the":[13,23,77],"slowing":[14],"down":[15],"of":[16,50,114,123],"Moore's":[17],"law":[18],"have":[19],"all":[20],"contributed":[21],"to":[22,31],"increased":[24],"interest":[25],"using":[27],"Machine":[28],"Learning":[29],"(ML)":[30],"enhance":[32],"Electronic":[33],"Design":[34,39,87,101],"Automation":[35],"(EDA)":[36],"Computer-Aided":[38],"(CAD)":[40],"tools":[41,72],"processes.":[43],"This":[44],"paper":[45],"provides":[46],"a":[47],"comprehensive":[48],"survey":[49],"available":[51],"EDA":[52],"CAD":[54],"tools,":[55,117],"methods,":[56],"processes,":[57],"techniques":[59],"Integrated":[61],"Circuits":[62],"(ICs)":[63],"that":[64],"use":[65],"learning":[67],"algorithms.":[68],"The":[69,111],"ML-based":[70,115],"EDA/CAD":[71],"are":[73,82,127],"classified":[74],"based":[75],"on":[76],"IC":[78],"design":[79],"steps.":[80],"They":[81],"utilized":[83],"Synthesis,":[85,92],"Physical":[86],"(Floorplanning,":[88],"Placement,":[89],"Clock":[90],"Tree":[91],"Routing),":[93],"IR":[94],"drop":[95],"analysis,":[96,108],"Static":[97],"Timing":[98],"Analysis":[99],"(STA),":[100],"Test":[103],"(DFT),":[104],"Power":[105],"Delivery":[106],"Network":[107],"Sign-off.":[110],"current":[112,118],"landscape":[113],"VLSI-CAD":[116,126],"trends,":[119],"future":[121],"perspectives":[122],"ML":[124],"also":[128],"discussed.":[129]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}