{"id":"https://openalex.org/W4281733846","doi":"https://doi.org/10.1145/3526241.3530380","title":"MOCCA: A Process Variation Tolerant Systolic DNN Accelerator using CNFETs in Monolithic 3D","display_name":"MOCCA: A Process Variation Tolerant Systolic DNN Accelerator using CNFETs in Monolithic 3D","publication_year":2022,"publication_date":"2022-06-02","ids":{"openalex":"https://openalex.org/W4281733846","doi":"https://doi.org/10.1145/3526241.3530380"},"language":"en","primary_location":{"id":"doi:10.1145/3526241.3530380","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530380","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076416169","display_name":"Samuel J. Engers","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119109","display_name":"Indiana University Bloomington","ror":"https://ror.org/02k40bc56","country_code":"US","type":"education","lineage":["https://openalex.org/I4210119109","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Samuel J. Engers","raw_affiliation_strings":["Indiana University Bloomington, Bloomington, IN, USA"],"affiliations":[{"raw_affiliation_string":"Indiana University Bloomington, Bloomington, IN, USA","institution_ids":["https://openalex.org/I4210119109"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085128158","display_name":"Cheng Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119109","display_name":"Indiana University Bloomington","ror":"https://ror.org/02k40bc56","country_code":"US","type":"education","lineage":["https://openalex.org/I4210119109","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng Chu","raw_affiliation_strings":["Indiana University Bloomington, Bloomington, IN, USA"],"affiliations":[{"raw_affiliation_string":"Indiana University Bloomington, Bloomington, IN, USA","institution_ids":["https://openalex.org/I4210119109"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101855916","display_name":"Dawen Xu","orcid":"https://orcid.org/0000-0003-4204-0898"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dawen Xu","raw_affiliation_strings":["Seehi Microelectronics Co., Ltd, Beijin, China"],"affiliations":[{"raw_affiliation_string":"Seehi Microelectronics Co., Ltd, Beijin, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100347147","display_name":"Ying Wang","orcid":"https://orcid.org/0000-0002-7538-6118"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ying Wang","raw_affiliation_strings":["Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100322066","display_name":"Fan Chen","orcid":"https://orcid.org/0000-0001-7928-8331"},"institutions":[{"id":"https://openalex.org/I4210119109","display_name":"Indiana University Bloomington","ror":"https://ror.org/02k40bc56","country_code":"US","type":"education","lineage":["https://openalex.org/I4210119109","https://openalex.org/I592451"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fan Chen","raw_affiliation_strings":["Indiana University Bloomington, Bloomington, IN, USA"],"affiliations":[{"raw_affiliation_string":"Indiana University Bloomington, Bloomington, IN, USA","institution_ids":["https://openalex.org/I4210119109"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5076416169"],"corresponding_institution_ids":["https://openalex.org/I4210119109"],"apc_list":null,"apc_paid":null,"fwci":0.1039,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.2480069,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"200","issue":null,"first_page":"379","last_page":"382"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7071187496185303},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.49553024768829346},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4533677399158478},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4418882131576538},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4300847053527832},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4163490831851959},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39545172452926636},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3928833305835724},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3668672442436218},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.3313337564468384},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33119726181030273},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19129157066345215},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13387057185173035},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10764157772064209},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10013896226882935}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7071187496185303},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.49553024768829346},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4533677399158478},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4418882131576538},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4300847053527832},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4163490831851959},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39545172452926636},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3928833305835724},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3668672442436218},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.3313337564468384},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33119726181030273},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19129157066345215},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13387057185173035},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10764157772064209},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10013896226882935},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3526241.3530380","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530380","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1526219215","https://openalex.org/W1967540748","https://openalex.org/W1988016806","https://openalex.org/W1991561423","https://openalex.org/W2089427056","https://openalex.org/W2100890870","https://openalex.org/W2103727077","https://openalex.org/W2130155767","https://openalex.org/W2165303371","https://openalex.org/W2514740450","https://openalex.org/W2556265009","https://openalex.org/W2585097298","https://openalex.org/W2606722458","https://openalex.org/W2809310862","https://openalex.org/W2907909057","https://openalex.org/W3010986276","https://openalex.org/W3185748163","https://openalex.org/W6674240123","https://openalex.org/W6758823024"],"related_works":["https://openalex.org/W4240320454","https://openalex.org/W2070314832","https://openalex.org/W2395557210","https://openalex.org/W2038682752","https://openalex.org/W2142131433","https://openalex.org/W2098218272","https://openalex.org/W2739720767","https://openalex.org/W2105613219","https://openalex.org/W1985549667","https://openalex.org/W3137340192"],"abstract_inverted_index":{"Hardware":[0],"accelerators":[1,64,116],"based":[2],"on":[3,80,117,134],"systolic":[4,63,107],"arrays":[5],"have":[6],"become":[7],"the":[8,43,60,74,95,101,125],"dominant":[9],"method":[10],"for":[11,89],"efficient":[12],"processing":[13],"of":[14,62],"deep":[15],"neural":[16],"networks":[17],"(DNNs).":[18],"Although":[19],"such":[20],"designs":[21],"provide":[22],"significant":[23],"performance":[24,135],"improvement":[25,132],"compared":[26],"to":[27],"its":[28],"contemporary":[29],"CPUs":[30],"or":[31],"GPUs,":[32],"their":[33],"power":[34,137],"efficiency":[35,38,61,138],"and":[36,47,77,83,98,130,136],"area":[37],"are":[39],"greatly":[40],"limited":[41],"by":[42,72],"large":[44],"computing":[45,75],"array":[46],"on-chip":[48,78],"memory.":[49],"In":[50],"this":[51],"work,":[52],"we":[53,56],"demonstrate":[54],"that":[55],"can":[57],"further":[58],"improve":[59],"using":[65],"emerging":[66],"carbon":[67],"nanotube":[68],"field-effect":[69],"transistors":[70],"(CNFETs)":[71],"stacking":[73],"logic":[76],"memory":[79],"multiple":[81],"layers":[82],"utilizing":[84],"monolithic":[85],"3D":[86],"(M3D)":[87],"vias":[88],"low-latency":[90],"communication.":[91],"We":[92,110],"comprehensively":[93],"explore":[94],"design":[96],"space":[97],"present":[99],"MOCCA,":[100],"first":[102],"process":[103],"variation":[104],"tolerable":[105],"CNFET-based":[106],"DNN":[108,119],"accelerator.":[109],"validate":[111],"MOCCA":[112,123],"against":[113],"previous":[114],"2D":[115],"state-of-the-arts":[118],"models.":[120],"On":[121],"average,":[122],"achieves":[124],"same":[126],"throughput":[127],"with":[128],"6.12\u00d7":[129],"2.12\u00d7":[131],"respectively":[133],"in":[139],"a":[140],"2\u00d7":[141],"reduced":[142],"chip":[143],"footprint.":[144]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}