{"id":"https://openalex.org/W4281972196","doi":"https://doi.org/10.1145/3526241.3530361","title":"Effective and Efficient Detailed Routing with Adaptive Rip-up Scheme and Pin Access Refinement","display_name":"Effective and Efficient Detailed Routing with Adaptive Rip-up Scheme and Pin Access Refinement","publication_year":2022,"publication_date":"2022-06-02","ids":{"openalex":"https://openalex.org/W4281972196","doi":"https://doi.org/10.1145/3526241.3530361"},"language":"en","primary_location":{"id":"doi:10.1145/3526241.3530361","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530361","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063896106","display_name":"Zhongdong Qi","orcid":"https://orcid.org/0000-0002-9110-4248"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongdong Qi","raw_affiliation_strings":["Xidian University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005838433","display_name":"Jingchong Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jingchong Zhang","raw_affiliation_strings":["Giga Design Automation, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Giga Design Automation, Shenzhen, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052177721","display_name":"Gengjie Chen","orcid":"https://orcid.org/0000-0001-6016-4742"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Gengjie Chen","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong SAR, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong SAR, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052123017","display_name":"Hailong You","orcid":"https://orcid.org/0000-0003-3427-5320"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong You","raw_affiliation_strings":["Xidian University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"165","last_page":"168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7686882615089417},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7519862651824951},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6939383745193481},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.565650463104248},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5144944190979004},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.46739113330841064},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3498786687850952},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2883813977241516},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2629133462905884},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08354982733726501},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06690344214439392}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7686882615089417},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7519862651824951},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6939383745193481},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.565650463104248},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5144944190979004},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.46739113330841064},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3498786687850952},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2883813977241516},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2629133462905884},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08354982733726501},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06690344214439392},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3526241.3530361","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530361","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1944814515","https://openalex.org/W2068580677","https://openalex.org/W2098038484","https://openalex.org/W2793662773","https://openalex.org/W2899736003","https://openalex.org/W2938881465","https://openalex.org/W2958546559","https://openalex.org/W2971281368","https://openalex.org/W2997948262","https://openalex.org/W3036410182","https://openalex.org/W4241526771"],"related_works":["https://openalex.org/W2583861791","https://openalex.org/W2359300535","https://openalex.org/W2354672211","https://openalex.org/W2587436400","https://openalex.org/W2752406850","https://openalex.org/W2573708829","https://openalex.org/W4205718258","https://openalex.org/W2112228726","https://openalex.org/W1989674257","https://openalex.org/W2059364457"],"abstract_inverted_index":{"Detailed":[0],"routing":[1,34],"is":[2,84],"one":[3],"of":[4,11,25,43,81,135],"the":[5,17,67,90,100,112,133],"most":[6],"complex":[7,105],"and":[8,22,45,62],"time-consuming":[9],"stages":[10],"VLSI":[12],"design":[13,26,68,106,120,136],"process.":[14],"Due":[15],"to":[16,65,110],"rapidly":[18],"growing":[19],"problem":[20],"scale":[21],"increasing":[23],"number":[24,134],"rules":[27,121],"in":[28,71,124,154],"advanced":[29],"technology":[30],"nodes,":[31],"a":[32,51,125],"feasible":[33],"result":[35,130],"can":[36,87,139],"only":[37],"be":[38,140],"achieved":[39],"after":[40,150],"many":[41],"rounds":[42],"rip-up":[44,76],"reroute":[46],"(R&R)":[47],"iterations,":[48],"which":[49,86],"takes":[50],"significantly":[52],"long":[53],"runtime.":[54],"In":[55],"this":[56],"paper,":[57],"we":[58],"propose":[59],"several":[60],"effective":[61],"efficient":[63],"techniques":[64,153],"handle":[66],"rule":[69,107,137],"violations":[70,138],"detailed":[72],"routing.":[73],"An":[74],"adaptive":[75],"scheme":[77],"with":[78,93,99,104,144],"two":[79],"strategies":[80],"different":[82],"effort":[83],"designed,":[85],"speed":[88],"up":[89],"R&R":[91],"phase":[92],"comparable":[94],"solution":[95],"quality.":[96],"To":[97],"cope":[98],"pin":[101,113],"access":[102],"challenge":[103],"constraints,":[108],"approaches":[109],"refine":[111],"connections":[114],"are":[115,122],"proposed.":[116],"Besides,":[117],"some":[118],"specific":[119],"handled":[123],"post-processing":[126],"manner":[127],"efficiently.":[128],"Experiment":[129],"shows":[131],"that":[132],"reduced":[141],"by":[142],"69%":[143],"28%":[145],"lower":[146],"runtime":[147],"on":[148],"average,":[149],"integrating":[151],"these":[152],"Dr.":[155],"CU":[156],"2.0.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}