{"id":"https://openalex.org/W4281662599","doi":"https://doi.org/10.1145/3526241.3530353","title":"Evolutionary Standard Cell Synthesis of Unconventional Designs","display_name":"Evolutionary Standard Cell Synthesis of Unconventional Designs","publication_year":2022,"publication_date":"2022-06-02","ids":{"openalex":"https://openalex.org/W4281662599","doi":"https://doi.org/10.1145/3526241.3530353"},"language":"en","primary_location":{"id":"doi:10.1145/3526241.3530353","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530353","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055771008","display_name":"H C Prashanth","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prashanth H C","raw_affiliation_strings":["International Institute of Information Technology Bangalore, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061397479","display_name":"Madhav Rao","orcid":"https://orcid.org/0000-0003-2278-9148"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhav Rao","raw_affiliation_strings":["International Institute of Information Technology Bangalore, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.6748,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68506889,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"189","last_page":"192"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9501025676727295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7235958576202393},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6657359600067139},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6035135984420776},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5995813012123108},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.49841785430908203},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47763457894325256},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4472898244857788},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4461650252342224},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42488664388656616},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41261613368988037},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.27818363904953003},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27109506726264954},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25646668672561646},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17444077134132385},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15263724327087402}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9501025676727295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7235958576202393},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6657359600067139},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6035135984420776},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5995813012123108},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.49841785430908203},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47763457894325256},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4472898244857788},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4461650252342224},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42488664388656616},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41261613368988037},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27818363904953003},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27109506726264954},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25646668672561646},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17444077134132385},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15263724327087402},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3526241.3530353","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530353","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2007765940","https://openalex.org/W2084631317","https://openalex.org/W2167010148","https://openalex.org/W2751846701","https://openalex.org/W2760174796","https://openalex.org/W2800039180","https://openalex.org/W3093707072","https://openalex.org/W3107996795","https://openalex.org/W3130088102","https://openalex.org/W3194217276","https://openalex.org/W4292333472"],"related_works":["https://openalex.org/W2543290882","https://openalex.org/W138617327","https://openalex.org/W2365114398","https://openalex.org/W2269990635","https://openalex.org/W2787006802","https://openalex.org/W2021651061","https://openalex.org/W2170799272","https://openalex.org/W1966826470","https://openalex.org/W2076487538","https://openalex.org/W2164972521"],"abstract_inverted_index":{"Conventional":[0],"synthesis":[1,30,49,69,150,163,176],"algorithms":[2],"transform":[3],"the":[4,46,62,91,116,121,149,174],"behavioral":[5],"RTL":[6],"design":[7,58,93,105,117,131,144,191],"to":[8,18,34,54,75,81,108,123,129,137,168,173],"a":[9,68],"standard":[10,161],"cell":[11,162],"mapped":[12],"gate":[13],"level":[14],"netlist,":[15],"with":[16,127],"support":[17,33],"customize":[19],"optimization":[20],"effort":[21],"of":[22,37,45,192],"few":[23],"operators.":[24],"HDL":[25],"description":[26],"standards":[27],"and":[28,43,88,119,160,187],"current":[29],"methods":[31],"lack":[32],"generate":[35],"netlist":[36],"custom":[38],"functions":[39,83,126,134,156],"for":[40,71,152,181,189],"quick":[41],"validation":[42],"characterization":[44],"design.":[47],"Additionally,":[48],"does":[50],"not":[51,76],"cater":[52],"directly":[53],"various":[55],"mathematical":[56],"functions,":[57],"efforts":[59],"towards":[60],"approximating":[61],"desired":[63],"function":[64],"is":[65],"needed.":[66],"Hence":[67],"method":[70],"realizing":[72],"circuits":[73,141],"applicable":[74],"only":[77],"arithmetic":[78],"but":[79],"also":[80],"non-linear":[82,154],"will":[84,178],"be":[85,179],"highly":[86],"valuable":[87],"appreciated":[89],"among":[90],"VLSI":[92],"community.":[94],"This":[95],"work":[96,147],"employs":[97],"Cartesian":[98],"Genetic":[99],"Programming":[100],"(CGP)":[101],"algorithm,":[102],"an":[103],"evolutionary":[104],"methodology":[106],"suitable":[107],"synthesize":[109],"digital":[110],"circuits.":[111],"CGP":[112],"benefits":[113],"in":[114,184],"accelerating":[115],"process":[118],"offers":[120],"ease":[122],"realize":[124,138],"complex":[125],"little":[128],"no":[130],"effort.":[132],"Activation":[133],"are":[135],"difficult":[136],"as":[139],"combinational":[140],"using":[142,157],"traditional":[143,175],"methods,":[145],"this":[146],"validates":[148],"results":[151],"6":[153],"activation":[155],"both":[158],"classical":[159],"oriented":[164],"CGP.":[165],"The":[166],"ability":[167],"incorporate":[169],"such":[170],"unconventional":[171],"designs":[172],"flow":[177],"instrumental":[180],"implementing":[182],"accelerators":[183],"hardware":[185],"space,":[186],"eventually":[188],"efficient":[190],"heterogeneous":[193],"SoC":[194],"systems.":[195]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}