{"id":"https://openalex.org/W4281749436","doi":"https://doi.org/10.1145/3526241.3530340","title":"Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing","display_name":"Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing","publication_year":2022,"publication_date":"2022-06-02","ids":{"openalex":"https://openalex.org/W4281749436","doi":"https://doi.org/10.1145/3526241.3530340"},"language":"en","primary_location":{"id":"doi:10.1145/3526241.3530340","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530340","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014619192","display_name":"Niklas Bruns","orcid":"https://orcid.org/0000-0001-8921-4301"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Niklas Bruns","raw_affiliation_strings":["University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012137527","display_name":"Vladimir Herdt","orcid":"https://orcid.org/0000-0002-4481-057X"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Vladimir Herdt","raw_affiliation_strings":["University of Bremen & DFKI GmbH, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen & DFKI GmbH, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086566894","display_name":"Daniel Gro\u00dfe","orcid":"https://orcid.org/0000-0002-1490-6175"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Daniel Gro\u00dfe","raw_affiliation_strings":["Johannes Kepler University & DFKI GmbH, Linz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Johannes Kepler University & DFKI GmbH, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["University of Bremen & DFKI GmbH, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen & DFKI GmbH, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7135,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84668588,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fuzz-testing","display_name":"Fuzz testing","score":0.8924040794372559},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.853510320186615},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.6280338764190674},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6275509595870972},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6232848167419434},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5887429714202881},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5392550230026245},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5041600465774536},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4823572039604187},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45317062735557556},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42268407344818115},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.39897072315216064},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34898000955581665},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2484683096408844},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08404499292373657}],"concepts":[{"id":"https://openalex.org/C111065885","wikidata":"https://www.wikidata.org/wiki/Q1189053","display_name":"Fuzz testing","level":3,"score":0.8924040794372559},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.853510320186615},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.6280338764190674},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6275509595870972},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6232848167419434},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5887429714202881},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5392550230026245},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5041600465774536},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4823572039604187},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45317062735557556},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42268407344818115},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.39897072315216064},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34898000955581665},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2484683096408844},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08404499292373657},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3526241.3530340","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530340","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1896082546","https://openalex.org/W2043922265","https://openalex.org/W2127246304","https://openalex.org/W2136357775","https://openalex.org/W2170911071","https://openalex.org/W2899727632","https://openalex.org/W2945056715","https://openalex.org/W2964241064","https://openalex.org/W3036701756","https://openalex.org/W3040708363","https://openalex.org/W3095947311","https://openalex.org/W3142275771","https://openalex.org/W3183537502","https://openalex.org/W4233700186","https://openalex.org/W4280563939","https://openalex.org/W4300095252"],"related_works":["https://openalex.org/W2993622674","https://openalex.org/W4386213660","https://openalex.org/W2047885859","https://openalex.org/W2491664907","https://openalex.org/W4285302443","https://openalex.org/W2982642548","https://openalex.org/W4367172762","https://openalex.org/W4281749436","https://openalex.org/W1667655359","https://openalex.org/W3010062978"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,61],"propose":[4],"a":[5,41],"novel":[6],"simulation-based":[7],"cross-level":[8],"approach":[9,87],"for":[10,44,67],"processor":[11,47,69,81,94],"verification":[12,70],"at":[13,92],"the":[14,25,45,58,68,75,83,93],"Register-Transfer":[15],"Level":[16],"(RTL).":[17],"We":[18],"leverage":[19],"state-of-the-art":[20],"coverage-guided":[21],"fuzzing":[22,59],"techniques":[23],"from":[24],"software":[26],"domain":[27],"to":[28],"generate":[29],"processor-level":[30],"input":[31],"stimuli.":[32],"An":[33],"Instruction":[34],"Set":[35],"Simulator":[36],"(ISS)":[37],"is":[38],"utilized":[39],"as":[40],"reference":[42],"model":[43],"RTL":[46],"under":[48],"test":[49],"in":[50,88],"an":[51],"efficient":[52],"co-simulation":[53],"setting.":[54],"To":[55],"further":[56],"boost":[57],"effectiveness,":[60],"devised":[62],"custom":[63],"mutation":[64],"procedures":[65],"tailored":[66],"domain.":[71],"Our":[72],"experiments":[73],"using":[74],"popular":[76],"open-source":[77],"RISC-V":[78],"based":[79],"VexRiscv":[80],"demonstrate":[82],"effectiveness":[84],"of":[85],"our":[86],"finding":[89],"intricate":[90],"bugs":[91],"level.":[95]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}